fundamentals of multichip modules and packaging · pdf filesystem packaging methods (a)...
TRANSCRIPT
![Page 1: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/1.jpg)
Fundamentals of
Multichip Modulesand Packaging Technologies
![Page 2: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/2.jpg)
MCM
• Advanced VLSI Packaging (AVP)• MCM-D• MCM-C• MCM-L
![Page 3: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/3.jpg)
System Packaging Methods
(a) System-on-a Chip or Wafer Scale Integration
(b) Multichip Module
(c) Single Chip Packagingv= velocity of Propagation C = Speed of LightE= Relative Dielectric Constant
![Page 4: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/4.jpg)
Multi-chip Module
4
AT&T Bell Labs.1983-1988.
![Page 5: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/5.jpg)
Schematic Representation of Multi-layered Thin–Film Polymide Substrate (MCM-D)
![Page 6: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/6.jpg)
Number of Layers Versus effective Trace Density for Various Multichip Module Substrate Technologies and Trace Pitches (line plus gap in mils.)
The Penalty Factor is assumed to be less than 10%.]
![Page 7: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/7.jpg)
MCM Fractional Yield as a Function of the KGD Probability
KGD = Known Good Die
![Page 8: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/8.jpg)
Motherboard for iPhone 4
MCM in 1987
A4 in 2010
![Page 9: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/9.jpg)
Xilinx Virtex 7 with 2.5D tiling, 2011.
![Page 10: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/10.jpg)
Deep Reactive Ion Etching (RIE)
Case Western Reserve Univ. MEMS Website;http://mems.cwru.edu/
Advanced Micro Machines Website;http://www.memslink.com/
DARPA Microsystems Technology Office, MEMS Website; http://www.darpa.mil/MTO/MEMS/
© V. M. Bright and K. Ishikawa, 2001
![Page 11: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/11.jpg)
![Page 12: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/12.jpg)
Why 2.5D Packaging?
Xilinx calls this assembly “SSI” (stacked system interconnect) and this approach to large-FPGA assembly provides two big benefits according to Liam Madden, the Xilinx corporate VP of FPGA development and silicon technology. “We can get many more connections within the silicon than you can with a system-in-package. [There are “more than 10,000 routing connections between FPGA slices.] But the biggest advantage of this approach is power savings. Because we are using chip interconnect to connect the dice, it is much more economical in power than connecting dice through big traces, through packages or through circuit boards,” says Madden in the Xcell Journal article.
![Page 13: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/13.jpg)
MCM
• Advanced VLSI Packaging (AVP)• MCM-D• MCM-C• MCM-L
![Page 14: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/14.jpg)
Schematic Representation of Multi-layered Thin–Film Polymide Substrate (MCM-D)
![Page 15: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/15.jpg)
MCM
• Advanced VLSI Packaging (AVP)• MCM-D• MCM-C• MCM-L
![Page 16: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/16.jpg)
Thermal Conduction Module (IBM 3081)
500 WattsWater-cooled
16
![Page 17: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/17.jpg)
Thermal Conduction Module
17
![Page 18: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/18.jpg)
Schematic Representation of Low Temperature, Co-fired Ceramic (LTCC) MCM
![Page 19: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/19.jpg)
The Improvement of Wire Length and Number of Connections For IBM’s Thermal Conduction Module (an) MCM Versus the Same System
Implemented in Single Chip Packages
![Page 20: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/20.jpg)
Line Width Versus Packaging Efficiency For Various Packing Styles
Single chip module
System on packagesystem on chip
Chip area/Substrate area
![Page 21: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/21.jpg)
MCM
• Advanced VLSI Packaging (AVP)• MCM-D• MCM-C• MCM-L
![Page 22: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/22.jpg)
Examples of Multi-Chip Module
Central Processing
Unit
Individuality Packaged
Microprocessor such as those
used in a Personal Computer
![Page 23: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/23.jpg)
The Major Steps in theFabrication of Multi-layer PWB ’s
23
![Page 24: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/24.jpg)
A Typical Printed Wiring Board Configuration
24
![Page 25: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/25.jpg)
Production of PWB Laminates
25
![Page 26: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/26.jpg)
Schematic Representation of a Built–up MCM-L
26
![Page 27: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/27.jpg)
PCB for iPhone 4
27
![Page 28: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/28.jpg)
MCM Relative Cost Versus Module I/O for the Various MCM Technologies
![Page 29: Fundamentals of Multichip Modules and Packaging · PDF fileSystem Packaging Methods (a) System-on-a Chip or Wafer Scale Integration (b) Multichip Module (c) Single Chip Packaging v=](https://reader034.vdocuments.site/reader034/viewer/2022051202/5a87975f7f8b9a9f1b8ddb21/html5/thumbnails/29.jpg)
Motherboard for iPhone 4
MCM in 1987
A4 in 2010
Xilinx Virtex 7, 2011