manual interfase-cpdc

218
SCIENTIFIC DATA SYSTEMS, INC. Cased Hole CPDC Maintenance Panel CPDC Maintenance Manual This document contains proprietary information. Copyright © 2005 Scientific Data Systems, Inc. All rights reserved.

Upload: mauriciocip

Post on 20-Apr-2015

54 views

Category:

Documents


3 download

TRANSCRIPT

Page 1: Manual Interfase-CPDC

SCIENTIFIC DATA SYSTEMS, INC. Cased Hole CPDC Maintenance Panel

CPDC Maintenance Manual

This document contains proprietary information. Copyright © 2005 Scientific Data Systems, Inc. All rights reserved.

Page 2: Manual Interfase-CPDC
Page 3: Manual Interfase-CPDC
Page 4: Manual Interfase-CPDC

C A S E D H O L E C P D C M A I N T E N A C E

Maintenance Manual

This document contains proprietary information.

Copyright © 2005 Scientific Data Systems, Inc. All rights reserved. 16840 Clay Road • Suite 105 Houston, Texas 77084, USA

Phone: 1- 281-550-1109 • Fax: 1- 281-550-2068 E-mail: [email protected]

Website: www.warriorsystem.com Created June 23, 2006

Windows® is a registered trademark of Microsoft Corporation in the United States and/or other countries. All other product names are trademarks of their respective companies.

Page 5: Manual Interfase-CPDC

2 CPD Maintenance Manual

Table of Contents INTRODUCTION................................................................................................................................................... 4

1 PANELS HOOKUPS......................................................................................................................................... 6 Pin Out Connectors ...................................................................................................................................................6

2 CPD SCHEMATICS....................................................................................................................................... 12 3 PRE-RELAYS BOARD.................................................................................................................................... 22

3.1 Circuit Description...................................................................................................................... 22 3.1.1 Line Input ................................................................................................................................................22

4 APPLIED FREEPOINT BOARD........................................................................................................................... 26 4.1 Circuit Description...................................................................................................................... 26

4.1.1 Line Input ................................................................................................................................................26 4.1.2 Line Driver and signal measurement.......................................................................................................26 4.1.3 Adjustments.............................................................................................................................................26

5 ANALOG SWITCH INTERFACE BOARD............................................................................................................... 34 5.1 Circuit Description...................................................................................................................... 34

5.1.1 Line Input ................................................................................................................................................34 5.1.2 Audio Amplifier ......................................................................................................................................34 5.1.3 Wellhead Pressure and aux channel ........................................................................................................34

6 CCL BOARD.............................................................................................................................................. 50 6.1 Circuit Description...................................................................................................................... 50

6.1.1 Adjustments and Jumpers........................................................................................................................50 6.1.2 Trouble Shooting Hints ...........................................................................................................................51

7 CBL1 BOARD............................................................................................................................................ 54 7.1 Circuit Description...................................................................................................................... 54

7.1.1 LINEB.....................................................................................................................................................54 7.1.2 LINESON................................................................................................................................................54

8 CBL2 BOARD............................................................................................................................................ 64 8.1 Circuit Description...................................................................................................................... 64

8.1.1 Sync. Pulse Detection..............................................................................................................................64 8.2 Trouble Shooting Hints ............................................................................................................... 64

8.2.1 Sync. Pulse Detection ........................................................................................................................64 9 CBL3...................................................................................................................................................... 70 10 AUDIO BOARD........................................................................................................................................... 74

10.1 Circuit Description...................................................................................................................... 74 10.2 Board Configuration ................................................................................................................... 74

11 MTT BOARD............................................................................................................................................. 80 12 TELA BOARD ........................................................................................................................................... 82 13 POWER SUPPLY AUXILIARY BOARD................................................................................................................. 86 13 TOOL POWER SUPPLY .................................................................................................................................. 90 15 USBHUB BOARD...................................................................................................................................... 94 16 DEPTH BOARD....................................................................................................................................... 100

16.1 Depth......................................................................................................................................... 100 16.2 Line Tension.............................................................................................................................. 100

17 USBAQ BOARD....................................................................................................................................... 108

Page 6: Manual Interfase-CPDC

3 CPD Maintenance Manual

17.1 USB Operation .......................................................................................................................... 108 18 UPDSPAUX BOARD................................................................................................................................. 112

18.1 DSPAUX R2............................................................................................................................... 112 19 UPDSP BOARD........................................................................................................................................ 126

19.1 Series R3 Boards ....................................................................................................................... 126 19.2 Series R4Boards ........................................................................................................................ 126

20 SIMULATOR BOX....................................................................................................................................... 138 20.1 Circuit Description .................................................................................................................... 140 20.2 SIMULATOR Hookups .............................................................................................................. 141

21 RECORDER.............................................................................................................................................. 146 21.1 Warrior Line Signal Recorder Service ...................................................................................... 146 21.2 Converting Recordings to SDS Simulator Box Files ................................................................. 150

22 WIRE LIST............................................................................................................................................... 152 23 CHECK-OUT............................................................................................................................................. 178

23.1 SBHUB USBDAQ CHECK LIST ............................................................................................... 178 23.2 DEPTH CARD........................................................................................................................... 180 23.3 TPS ............................................................................................................................................ 184 23.4 PSAUX....................................................................................................................................... 184 23.5 ANASW ...................................................................................................................................... 184 23.6 CCL-R10 CHECKLIST.............................................................................................................. 184 23.7 CBL1D-R5 – CBL02-11- CBL03 ............................................................................................... 186 23.8 AUDIO....................................................................................................................................... 202 23.9 APPLIED FREEPOINT............................................................................................................. 204 23.10 TELA.......................................................................................................................................... 208 23.11 MTT ........................................................................................................................................... 209

Page 7: Manual Interfase-CPDC

4 CPD Maintenance Manual

Introduction Warrior software Release 7.0 is a second-generation 32-bit program. The Warrior software is a mature logging environment that stresses ease of use, wide versatility, with a true multi-tasking environment. This software can also be used from a desktop to replay, recalculate and print logs from the raw data or imported data from other systems such as LAS or LIS data. The Warrior software runs on Windows Operating Systems (Windows 2000 and Windows XP). Operators need to be familiar with Windows and logging. The Warrior Tool Interface and Power Supply Panel is a new generation logging system. This system utilizes the USB Bus (Universal Serial Bus) along with DSP (Digital Signal Processor) technology providing the latest signal recovery technology available. This allows the PC to be upgraded independently as newer and faster PC's become available. Systems can be configured based on the services required at each site. The operator interface remains the same for each configuration, allowing the same look and feel for the operators. The Warrior Well Logging System consists of a Tool Interface and Power Supply Panel, a computer, a printer and optional depth, line speed, line weight panel, and perforating power supply. The tool interface panel contains the necessary circuits to interface to most cased hole tools, both analog and digital. The depth encoder and line weight interfaces are built into the panel, as is the down hole tool power supply. All functions are digitally controlled from the software, with the power supply having a manual control mode. The panel incorporates data acquisition functions primary DSP based, that interface to the host computer through the industry standard Universal Serial Bus (USB). A seven port USB hub is also incorporated inside the panel allowing a single cable connection to the host computer. A second monitor may usually be attached to provide a Hoistman's or client's display. The system supports most thermal well log plotters and a selection of color printers. An optional depth, line speed and line weight panel is available. This panel provides 12 Vdc. powered, independent depth measurement. It connects to the host computer through the USB and can be synchronized from the host depth or the host depth may be read from the depth panel. The Warrior logging system currently consists of the following components: CPU – Laptop/Desktop Monitor Shooting Panel Tool Interface and Power Supply (STIP) UPGRADE PANEL (CPDC) Keyboard Plotter Depth, Line Speed and Line Tension Panel (optional) UPS (optional) It is strongly suggested that the CPU and monitor (and optionally, the interface panel) be run from an UPS with a capacity of approximately 1000 VA. Do not attempt to use an on-line type UPS with diesel generators unless the manufacturer specifically states that the product is suitable for this application. The (cheaper) switching type UPS seem to work well. Loss of data is guarded against by periodic update of the data base files, however, the use of a UPS allows the system to be shut down in an orderly manner and may also condition the line power to the system, thus eliminating problems due to a noisy power source.

Page 8: Manual Interfase-CPDC

5 CPD Maintenance Manual

Page 9: Manual Interfase-CPDC

6 CPD Maintenance Manual

1 Panels Hookups

Pin Out Connectors DEPTH CABLE Depth Panel 7 Pin Female Interface Panel 7 Pin Male A A (Signal A) B B (Signal B) D D (+5VDC) F F (GND) G ENCODER CABLE 7 Pin Male Depth Encoder 7 Pin Female A A (Signal A) B B (Signal B) D D (+5VDC) F F (GND) G TENSION CABLE Depth Panel 5 Pin Female Interface Panel 5 Pin Male C A D B E E TENSION TRANSDUCER CABLE (XPRO-HONEYWELL PRESSURE TRASMITER) 5 Pin Male Pressure Transducer D 1 (Excite Usually Red) B 2 (Signal Usually Black) A Shield 3 (Case) E TENSION TRASDUCER CABLE (ASCO PRESSURE TRANSMITER) 5 Pin Male Pressure Transducer D 3 (Excite Usually Red) B 2 (Signal Usually Black) A Shield E DC CABLE 12V DC 3 or 2 Pin Male Battery Truck (12 VDC) A Positive B Negative C NC

Section

1

Page 10: Manual Interfase-CPDC

7 CPD Maintenance Manual

LIGHTS CABLE 4 Pin Male Lights A Common B RED Light C GREEN Light D NC

Page 11: Manual Interfase-CPDC

8 CPD Maintenance Manual

Page 12: Manual Interfase-CPDC

9 CPD Maintenance Manual

Page 13: Manual Interfase-CPDC

10 CPD Maintenance Manual

Page 14: Manual Interfase-CPDC

11 CPD Maintenance Manual

Page 15: Manual Interfase-CPDC

12 CPD Maintenance Manual

2 CPD Schematics

Section

2

Page 16: Manual Interfase-CPDC

13 CPD Maintenance Manual

Page 17: Manual Interfase-CPDC

14 CPD Maintenance Manual

Page 18: Manual Interfase-CPDC

15 CPD Maintenance Manual

Page 19: Manual Interfase-CPDC

16 CPD Maintenance Manual

Page 20: Manual Interfase-CPDC

17 CPD Maintenance Manual

Page 21: Manual Interfase-CPDC

18 CPD Maintenance Manual

Page 22: Manual Interfase-CPDC

19 CPD Maintenance Manual

Page 23: Manual Interfase-CPDC

20 CPD Maintenance Manual

Page 24: Manual Interfase-CPDC

21 CPD Maintenance Manual

Page 25: Manual Interfase-CPDC

22 CPD Maintenance Manual

3 Pre-Relays Board This board controls the flow of tool power and tool signal through the interface panel. The power relays board connects the line input of the tool interface panel to the rest of the circuitry in the panel. Functions of the card include enabling line, controlling line termination, selecting positive or negative power to be applied to tool, and enabling the downlink capabilities of the TELA card.

3.1 Circuit Description 3.1.1 Line Input The line input from the rear panel connectors J7 and J12 connect at pin 27 to one of the wipers of relay K2. In the un-energized state, this connects the line to chassis ground through pin 28. When a high signal level is applied to pin 8 from the PSXD board, K2 is energized and the line connects to pin 26. The second wiper of K2, which is connected to +5V connects to pin 24 to supply power to the line enable indicator on the interface front panel. The line connection at pin 28 connects to the FreePoint board pin 12. Unless a free point service is to be run, a relay on the FreePoint board connects the line to pin 10 of the FreePoint board which returns to the PRELAYS board at pin 30. From this point, the line is connected to the PSXD board to measure the tool voltage and to the ANASW board to do prefiltering and conditioning of signals. The line is also connected from pin 30 to relay K3 at pin 35. When this relay is energized, it connect to pin 34 and allows the downlink telemetry from the TELA board to be driven onto the line. Relay K4 is used to control the line termination resistance. When K4 is not energized, the tool power passes through both R1 and R2. When K4 becomes energized, pin 30 connects to pin 31, shorting around resistor R2. Resistor R1 connects to relay K1 at pin 5. Depending upon the state in which the relay is energized, either the positive or the negative side of the tool power supply is connected to R1. The other side of the supply connects through the second wiper at pin 1, goes to the PSXD board and passes through a .1 ohm resistor to chassis ground to measure the amount of current being supplied from the tool power supply.

Section

3

Page 26: Manual Interfase-CPDC

23 CPD Maintenance Manual

Page 27: Manual Interfase-CPDC

24 CPD Maintenance Manual

Page 28: Manual Interfase-CPDC

25 CPD Maintenance Manual

Page 29: Manual Interfase-CPDC

26 CPD Maintenance Manual

4 Applied Freepoint Board This board drives a sine wave down the logging cable to an Applied Electronics or SIE style Freepoint tool. The response of the tool attenuates the signal. The amplitude of the attenuated signal has a bias applied to it to set a zero reference. The change in the amount of attenuation is then measured to create an output. Since the drive of the board must be directly connected to line with out the effects of line termination or power supply load, the panel passes the line through a relay on this board to the rest of the panel circuitry or when engaged, connects the electronics on the board directly to the line connection.

Note that the board must be in the interface panel and the K1 relay must not be engaged for the line to connect to the rest of the panel circuitry.

The board also contains circuitry to “Set the tool” through isolated AC input and a bridge rectifier and filter that creates a DC voltage. This voltage can then be applied to the line through a second relay.

4.1 Circuit Description 4.1.1 Line Input The line connection to the panel passes through the line enable relay on the prelays board when the line is enabled and connects to J1-12. If K1 is not energized, the line passes through K1 to J1-10, which connects to the tool power supply, line termination resistors, and the ANASW board. When the K1 relay is energized the line connects to the K2 relay which connects either to the signal driver or the DC voltage to set the tool. 4.1.2 Line Driver and signal measurement Buffer U6A receives a signal from the DSP with amplitude and frequency set in the DSP script. U1 and U6B form a current driver that drives the signal though R23 onto the line. D1 and D2 protect the circuitry from voltages inadvertently placed on the line. Amplifier U3A rectifies the signal at TP3, which is then filtered and amplified in U3B and present at TP4. Buffer U6B receives a DC level from the DSP, which is controlled by the zero scroll bar of the software. The wiper of P1 can be adjusted from the negative panel rail voltage to the positive panel rail voltage. U2A sums these voltages together with the rectified and filtered signal at TP4. This signal is then passed through a final stage of filtering and amplification in U2C and U2D. 4.1.3 Adjustments With a Freepoint tool on line in a relaxed state and the software zero scroll bars set to mid – range, P1 is adjusted for a 0.0 VDC level at TP5.

Section

4

Page 30: Manual Interfase-CPDC

27 CPD Maintenance Manual

Page 31: Manual Interfase-CPDC

28 CPD Maintenance Manual

Page 32: Manual Interfase-CPDC

29 CPD Maintenance Manual

Page 33: Manual Interfase-CPDC

30 CPD Maintenance Manual

Page 34: Manual Interfase-CPDC

31 CPD Maintenance Manual

Page 35: Manual Interfase-CPDC

32 CPD Maintenance Manual

Page 36: Manual Interfase-CPDC

33 CPD Maintenance Manual

Page 37: Manual Interfase-CPDC

34 CPD Maintenance Manual

5 Analog Switch Interface Board The analog switch board decouples the tool power voltage from the line signal input and routes it to the various interface boards. The primary outputs of the card are a series of buffered signals that are connected to the other cards of the interface panel. In addition the card also includes an audio amplifier circuit that is used to amplify the line signal with output to a loudspeaker or headphones. This function is primarily used with audio (noise) surveys.

5.1 Circuit Description 5.1.1 Line Input The line signal enters the card on J1-23 (CC7-23) and is decoupled from the line by capacitor C4. Relay K1 is use to switch a filter in or out of the circuit. Zener diodes D1 and D2 limit the signal to about 12 volts, peak to peak. The amplifier U2A provides high input impedance so that signals are passed down to a very low frequency. IC2 is a dual serial DAC. The USB controller on the USB44 card communicates with it on an I2C bus over the serial data(SDA) and the serial clock(SCL) lines. It converts the data into analog voltages that are then used to control gains of scalar U3 for audio signals. U1A, U1B, U1C, U1D, and U2C are unity gain buffers to provide low output impedance to the other interface panel boards. 5.1.2 Audio Amplifier The audio amplifier consists of scalar U3 that provides volume control and audio power amplifier IC1. The output of IC1 connects via J1 39 to the output jack and headphones or a loudspeaker. A faceplate potentiometer can be configured to control the level. 5.1.3 Wellhead Pressure and aux channel U5 and U7 were added to provide means to process a Wellhead pressure and an Auxiliary channel capable of processing 2 and 20 ma signals. 12 VDC current limited supplies are provided by Q1 and Q2.

Section

5

Page 38: Manual Interfase-CPDC

35 CPD Maintenance Manual

Page 39: Manual Interfase-CPDC

36 CPD Maintenance Manual

ANASW Board – CC7 TP1 U2A TP3

CC7-23 C4 P1 - Gain U1A CCLCC2-30 CC8-5Line In P1

U1B CBL1DCC9-23

U1C N/CSpare

U4A U1D Noise CC11-5

N/C For Potentiometer for U2C MTT Noise Audio Volume CC12-3

N/C Audio J42-5 Amp Audio Out

N/C IC1J22-35

J1-39

J1-9

J1-31

J1-32

J1-33

J1-28

ANASW-R9 BLOCK DIAGRAM

J22-36

J22-37

Page 40: Manual Interfase-CPDC

37 CPD Maintenance Manual

Page 41: Manual Interfase-CPDC

38 CPD Maintenance Manual

Page 42: Manual Interfase-CPDC

39 CPD Maintenance Manual

Page 43: Manual Interfase-CPDC

40 CPD Maintenance Manual

Page 44: Manual Interfase-CPDC

41 CPD Maintenance Manual

Page 45: Manual Interfase-CPDC

42 CPD Maintenance Manual

Page 46: Manual Interfase-CPDC

43 CPD Maintenance Manual

Page 47: Manual Interfase-CPDC

44 CPD Maintenance Manual

Page 48: Manual Interfase-CPDC

45 CPD Maintenance Manual

Page 49: Manual Interfase-CPDC

46 CPD Maintenance Manual

Page 50: Manual Interfase-CPDC

47 CPD Maintenance Manual

Page 51: Manual Interfase-CPDC

48 CPD Maintenance Manual

Page 52: Manual Interfase-CPDC

49 CPD Maintenance Manual

Page 53: Manual Interfase-CPDC

50 CPD Maintenance Manual

6 CCL Board This card provides filtering and amplification of the casing collar signal when it appears as a low frequency signal imposed on the line or from an external source, such as a shooting panel with CCL output. Experience has shown that the CCL signal must be sampled at a rate of at least 20 samples per foot in order to obtain a detailed collar log. The sample rate default value is set in the services.ini file. The CCL card input is connected to the line input via the ANASW card. In addition there is an auxiliary input, which is connected to a BNC connector at the rear of the STIP. This input is used for input of a CCL signal while perforating gun is being run and allows a CCL to be run without the main line enable relay being activated. The output of the card is a filtered and amplified version of the input CCL signal, which is connected to the ADC on the USB44 card in the interface panel.

6.1 Circuit Description The signal from the ANASW card passes through a passive pre-filter composed of R15, R12, R29, C13, and C14 and is coupled through R19 to analog scalar U3. The signal from the auxiliary input is limited by D1 and D2. It is then connected through C28 and R20 to the analog scalar U3 IC1 is a Digital to Analog Converter that receives commands and data values from the I2C buss of the panel. The DC output of IC1 is buffered in U2A and then normally connected through J2 to U3 to provide software-scaling control for the input CCL signal. In some panels, a front panel potentiometer is connected to J2 and then U3 to provide manual scaling for the CCL input signal. The signal then passes through a six pole, low pass, active filter that has a cut-off frequency of approximately 6 Hz. The final stage is a simple amplifier; the output is connected to the ADC on the USB44 card in the interface panel. 6.1.1 Adjustments and Jumpers Adjusting the P1 gain pot to mid range should provide adequate response for almost all situations. Jumper J2 is selected to provide scaling for the CCL by a front panel potentiometer or by software through IC1.

The gain (as set by P1) must never be so high as to cause the collar signals to drive the output of U1C to maximum positive or negative output (rail). If this situation occurs, the collar log will be degraded in that the collars will appear clipped and any noise exaggerated.

Section

6

Page 54: Manual Interfase-CPDC

51 CPD Maintenance Manual

6.1.2 Trouble Shooting Hints The best way to determine a problem area is to connect a signal to the panel (e.g. from a signal generator set to output a 4 Hz sine wave), and trace the signal through the panel and CCL circuit using an oscilloscope. Note that the signal amplitude must drop off rapidly above 8 Hz.

Page 55: Manual Interfase-CPDC

52 CPD Maintenance Manual

Page 56: Manual Interfase-CPDC

53 CPD Maintenance Manual

Page 57: Manual Interfase-CPDC

54 CPD Maintenance Manual

7 CBL1 Board The CBL01 card conditions acoustic and analog pulse signals that are subsequently input to the SDSDSP card for data acquisition. The input to the card is connected to the line via the ANASW card. The card outputs three signal channels that are used for sonic sync pulse detection, analog pulse detection, and two channels of sonic signal for amplitude measurement, waveform recording and travel time measurement. The board has three filter sections that are controlled by Warrior software with the USB I2C bus to allow the greatest degree of flexibility for signal processing from different downhole tools.

7.1 Circuit Description The signal comes from the ANASW board on CC7-9 and arrives on the CBL1DR5 board on CC9-23 (J1-23). It goes to buffer IC2A. The buffer output drives two other buffers, IC2B which drives LINEB, IC2D which goes through selective filtering controlled by IC9 and then to buffer IC2C to become LINESON(acoustic). Signal LINEB supplies the SYNC by going to DAC IC11, pin 18 which controls the gain going to IC3 and IC4, two multiplying DACs, AD7628, configured as programmable filters. IC3, OUTA and OUTB control the gain and Q of the filter made by IC6. IC4, OUTA and OUTB control the cutoff frequency. IC14A, DG403, selects either the high pass output, HPSYNC, or the bandpass output, BPSYNC. IC14B allows the SYNC signal to be inverted, if necessary. The SYNC signal is buffered by IC8B and goes off the board on J1-12, SYNC OUT to the CBL02 board. 7.1.1 LINEB Signal LINEB also supplies the AUX signal. It goes to pin 4 of DAC IC23 for gain control and on to filter controls IC15 and IC16. The gain of the filter is controlled by IC15, OUTA, the Q is controlled by IC15, OUTB, and the cutoff frequency is controlled by IC16, OUTA and OUTB. The filter has two outputs, HPAUX, high-pass and BPAUX, band-pass. The output is selected by IC18A, DG403, analog switch. IC18B allows inversion of the signal as needed. The signal leaves the board on J1-30 and goes to the TELA board where telemetry signals are processed. It also goes to DSP INP9, CC14-30. The three filters are controlled by IC21, PCF8574, data register, and IC20, PCF8575, control register. These devices get data from the I2C bus which comes onto the board on J1-16 and J1-17 from the USB44. The filters are under software control through the USB bus and are set up in the tool configuration panel of the Warrior Software. 7.1.2 LINESON LINESON is processed the same way by IC11, and IC1 and IC7. The ACOUSTIC channel leaves on J1-18 and goes to the CBL02 on CC10-23, threshold control. It also goes out on J1-10 to CC14-8, amplitude to DSP IN1.

Section

7

Page 58: Manual Interfase-CPDC

55 CPD Maintenance Manual

Page 59: Manual Interfase-CPDC

56 CPD Maintenance Manual

Page 60: Manual Interfase-CPDC

57 CPD Maintenance Manual

Page 61: Manual Interfase-CPDC

58 CPD Maintenance Manual

Page 62: Manual Interfase-CPDC

59 CPD Maintenance Manual

Page 63: Manual Interfase-CPDC

60 CPD Maintenance Manual

Page 64: Manual Interfase-CPDC

61 CPD Maintenance Manual

Page 65: Manual Interfase-CPDC

62 CPD Maintenance Manual

Page 66: Manual Interfase-CPDC

63 CPD Maintenance Manual

Page 67: Manual Interfase-CPDC

64 CPD Maintenance Manual

8 CBL2 Board The CBL02 board provides detection of positive and negative sync pulses. The CBL02 card receives several inputs and performs the functions of sync pulse detection. It receives acoustic signal inputs from the CBL01DR card and analog and digital control signals from the DSP. The card outputs are positive and negative sync detection signals.

8.1 Circuit Description 8.1.1 Sync. Pulse Detection The signal from J1-12 of the CBL01 card connects to J1-3 of the CBL02 card and goes to the positive input of buffer U2B and the negative input of U2A. U2B supplies comparator U1B to process positive sync signals, and U2A supplies U2A for negative sync signals. The trigger level(s) of the comparator(s) are controlled by the DSP DAC0 signal that is connected to J1-38. This control signal is applied to the inverting input of U2C and then to the inverting inputs of U1A and U1B. In this way any signal appearing on J1-3 larger in amplitude than DAC0 (either positive or negative) will result in an output pulse at either U1A and/or U1B. A potential sync pulse, having been detected in this manner, is then digitized and tested by the DSP for further verification. The actual level of the DAC0 signal is controlled by the DSP script (program) and may be varied to accommodate a variety of downhole tools. The outputs of U1A and U1B go to IC1A and IC1B, 7400 nand gate. The other inputs to the NAND gates are control signals from the DSP that inhibit the interrupts to avoid false sync signals. NEG SYNC and POS SYNC signals are connected to the SDSDSP board by CC10-37(J1-37) and CC10-35(J1-35).

8.2 Trouble Shooting Hints 8.2.1 Sync. Pulse Detection The normal signal may be viewed on TP5 and the output of the comparators at test points TP1 and TP2. Comparison of these signals will indicate the correct (or otherwise) operation of the sync-pulse detection circuits. The DSP DAC signal controlling the detection level may be viewed at pin 38 of the card edge connector.

Section

8

Page 68: Manual Interfase-CPDC

65 CPD Maintenance Manual

Page 69: Manual Interfase-CPDC

66 CPD Maintenance Manual

Page 70: Manual Interfase-CPDC

67 CPD Maintenance Manual

Page 71: Manual Interfase-CPDC

68 CPD Maintenance Manual

Page 72: Manual Interfase-CPDC

69 CPD Maintenance Manual

Page 73: Manual Interfase-CPDC

70 CPD Maintenance Manual

9 CBL3 Bond signals are routed from the line to the CBL01 card in the STIP. After one buffer the signal is split into SYNC, ACOUSTIC, and AUX signals. Each signal passes through a programmable filter and a gain stage. The output of the acoustic stage is routed to the DSP to be digitized for amplitude measurements and VDL/waveforms. The CBL02 and CBL03 cards under DSP control do the travel time measurement. The DSP has four analog output channels DAC0 to DAC3. They are used to control the level of the sync pulse discriminators on CBL02. DAC0 controls the negative discriminator and DAC1 controls the positive discriminator.

Section

9

Page 74: Manual Interfase-CPDC

71 CPD Maintenance Manual

Page 75: Manual Interfase-CPDC

72 CPD Maintenance Manual

Page 76: Manual Interfase-CPDC

73 CPD Maintenance Manual

Page 77: Manual Interfase-CPDC

74 CPD Maintenance Manual

10 Audio Board The board consists of a high pass filter with 3db point around 100 Hz followed by a low pass filter with 3 db point around 20 KHz. The noise board has four outputs. Maximum signal input to the DSP is +2.5 volt DC. With a board input of 20 volt p-p, the range1 output is 5 volt p-p, with gain of 0.25. Range2 is set with a 2 volt p-p input with gain of 2.5. Range3 is 200 mv with gain of 25 and range4 is 20 mv with gain of 250. The software finds the largest signal that is not saturated and uses a Fourier transform to extract the signals in each frequency range.

10.1 Circuit Description U8 and U9 are voltage regulators that are used to supply the signal amplifiers. They are used to remove any noise that might be on the panel rail supplies so that the noise does not appear on the outputs of the high gain amplifiers. The signal enters the board at J1-5 from the ANASW board. It first passes through a 100 Hz to 20 KHz band pass filter comprised of U1A and U1B. U2 and U6A provide the Range1 output with a gain of .25. U3 and U6B provide the Range2 output with a gain of 2.5. In addition U3 has an offset adjustment to eliminate an signal offset in the following stages. The output of U6B is also feed into U4 and U7A. This stage has a gain of 10, so that the effective output of Range3 is a gain of 25. The output of U7B is also feed into U5 and U7B. This stage also has a gain of 10, so that the effective output of Range4 is a gain of 250. U10 and U11 are normally not installed. If the DG403 analog switches are installed in these positions, signals can be brought onto the board on J1-28 through J1-31 and DSP input channels normally used for noise can be used to process these other signals. Selection of signals would be made from software control on J1-25.

10.2 Board Configuration Make Sure R5 & R8 are 20K ohm resistors Install 0 Ohm resistors in R2, R4, R18 and R19 positions. U10 and U11 Jumper pins 1-16 & 8-9

Section

10

Page 78: Manual Interfase-CPDC

75 CPD Maintenance Manual

Page 79: Manual Interfase-CPDC

76 CPD Maintenance Manual

AU

DIO

03 B

oard

- J2

8J2

8-5

Inpu

tB

andp

ass

Ampl

ifier

T

P1

Aud

io X

10.0

ANAS

WFi

lters

U2

- U6A

DSP

J22-

32U

1A -

U1B

P1 J

5-37

Ampl

ifier

T

P2

Aud

io X

1.0

U3

- U6B

DSP

P2 J

5-32

Ampl

ifier

T

P3

Aud

io X

0.1

U4

- U7A

DSP

P3 J

5-35

Ampl

ifier

T

P4

Aud

io X

0.1

U5

- U7B

DSP

P4 J

5-34

J28-

22R

egul

ator

+15v

U9

- P6

+7.5

Vol

ts

J28-

21R

egul

ator

-15v

U8

- P5

-7.5

Vol

ts

J28-

9

AU

DIO

BLO

CK

DIA

GR

AM

J28-

6

J28-

7

J28-

8

Page 80: Manual Interfase-CPDC

77 CPD Maintenance Manual

Page 81: Manual Interfase-CPDC

78 CPD Maintenance Manual

Page 82: Manual Interfase-CPDC

79 CPD Maintenance Manual

Page 83: Manual Interfase-CPDC

80 CPD Maintenance Manual

11 MTT Board

Section

11

Page 84: Manual Interfase-CPDC

81 CPD Maintenance Manual

Page 85: Manual Interfase-CPDC

82 CPD Maintenance Manual

12 TELA Board The TELA board processes telemetry signals. The downhole communication comes from the DSP and comes in through J1-26. It is amplified and sent directly to the cable on J1-23. C21 is a 400 volt capacitor to decouple line DC. The receive telemetry signal comes off the line on the ANASW board and then goes to the CBL01 board for filtering. It is then routed to the TELA board on J1-1. The receive and transmit signals may be seen on TP-1. The signals are amplified by U1D and buffered by U1D. D1 and D2 limit the voltage swing to ±12 volts. The transmit signal is removed by U7 under control of the DSP. U4A and B processes the positive signal and U4D and C processes the negative receive signal. These outputs are processed into one TTL receive signal and sent to the DSP on J1-13 for decoding. The receive signal may be seen on JP2. RECEIVE SIGNAL SETUP Adjust the oscilloscope to show only the receive signal on channel 1, TP-1 and put channel 2 on TP-4, POSPEAK. Overlay the traces and set P2 so the threshold is about 60% of the signal amplitude with both channels on the same sensitivity, one volt per division or less if needed to display the receive signal properly. It may be necessary to increase the signal amplitude with the CBL/BHC SIGNAL pot on the front of the panel to get a good receive signal. Be sure the threshold is above the overshoot of the receive signal. The result is shown below. The negative threshold is set the same way using TP-5 and P3. The amplitude of the receive signal does not have to be set to some exact voltage because the threshold will vary with the signal amplitude always keeping the same relationship to the receive signal.

Section

12

Page 86: Manual Interfase-CPDC

83 CPD Maintenance Manual

Page 87: Manual Interfase-CPDC

84 CPD Maintenance Manual

Page 88: Manual Interfase-CPDC

85 CPD Maintenance Manual

Page 89: Manual Interfase-CPDC

86 CPD Maintenance Manual

13 Power Supply Auxiliary Board This card receives TTL signals from the CTR board which control the two relays (line enable and power supply polarity). In addition the card also contains the tool current sense amplifier and the line voltage divider. The outs from these drive the front panel meter and are also routed to the CPDC via J3 on the rear panel of the interface. Series 01 Board Gates IC1A, IC1B, and IC1C, control the tool power supply polarity switching via the buffer IC2A and the transistor Q1. The ground return is via a separate connection on pin J1 10 to chassis ground to avoid problems due to the relatively high current drawn by the relay (120 ma). When the front panel switch is in the +ve position pins 1 and 4 of IC1 are grounded. Q1 is therefore held off. With the switch in the -ve position pin 1 of IC1 is pulled high by R13. Q1 is turned on and the relay switches the power supply polarity to negative with respect to ground. With the front panel switch in the center (NC) position, pin 1 of IC1 is held low by R10. Pin 4 of IC1 is held high by R12 and the signal on pin 5 now controls the relay. A high on pin 5 turns Q1 on, switching the relay and hence the tool power polarity to negative. Pin 5 of IC1B is connected to CTR D OUT 7, pin 3 on the D connector, via pin 37 of the board. The Safety Relay, K2, is controlled by CTR D OUT 6, pin 4 on the D connector. This signal drives IC2 pin 3 and hence Q2 and the relay. The relay is connected such that the line is connected to the power supply only when there is a HIGH on D OUT 6. The +5v for the open collector of U2F comes from the computer via pin 20 of the CTR board. In this way the relay cannot be held in unless the computer is connected and turned on. The digital output pins of the CTR are normally low unless set high under program control. The differential amplifier, U1, inverts and amplifies by a factor of ten the voltage across R5, the current sense resistor. The output of U3 drives the digital meter when the front panel switch is in the current position. The potentiometer P1 is used to zero the output of the meter with zero current flowing. The meter (nominally 20 volt) reads 19.99 volts full scale, therefore, as 1ma through R5 results in 10mv. input to the meter, it indicates milliamps (the decimal point is suppressed). When the front panel switch is in the voltage position, the line voltage is divided by a factor of 100 by the resistor network consisting of P2, R8, and R9. For example, one hundred volts at the panel output results in one volt applied to the meter. As the decimal point is suppressed, the meter output

Section

13

Page 90: Manual Interfase-CPDC

87 CPD Maintenance Manual

therefore indicates volts directly. P2 is used to adjust the ratio of the potential divider to give the correct meter reading. Series 02 Boards Series B interface panels have an illuminated panel meter with a full scale of 2 volts. In these panels the differential amplifier has a gain of one and the voltage divider divides by 1000.

PSAUX02 Board - J38

J38-6 I Meas AmpK1-8 U1 Line Current Measurement J38-28

P1 Zero ADCJ38-5 J3-37

Chassis Gnd I MeterJ43-10

J38-1TB3-3 P2LineANASWJ22-23 Line Voltage Measurement J38-24

V Meter ADCJ43-9 J3-36

J38-29 TPS J38-31+Ve/-Ve Switch Polarity K1-AJ43-3 ControlJ38-35 IC1A,B,C

+Ve/-Ve Switch IC3GJ43-2J38-37

CTRJ1-4

J38-33 Safety Relay J38-32CTR Control K2-AJ1-20 IC2BJ38-25 IC3A

CTRJ1-3

MTT & FPJ38-17 Control J38-9

CTR IC3E FP MTTJ1-6 MTT & FP J30-7 J29-7J38-18 Control J38-7

CTR IC3F FP MTTJ1-5 J30-8 J29-8

PSAUX BLOCK DIAGRAM

Page 91: Manual Interfase-CPDC

88 CPD Maintenance Manual

Page 92: Manual Interfase-CPDC

89 CPD Maintenance Manual

Page 93: Manual Interfase-CPDC

90 CPD Maintenance Manual

13 Tool Power Supply The tool power supply consists of a regulator board (TPS), two pass transistors, and the front panel controls to set positive and negative voltage levels and switch output polarity. The regulator is supplied by a small 12 volt transformer and the main power by a 1:2 step up isolation transformer. The two transformers, together with the rectifier and smoothing capacitor are mounted on the rear chassis. The regulator board employs a 317T three terminal regulator in a floating mode, which then drives the power transistors. The 317 maintains 1.2 volts between its terminals 1 and 2 and a constant current flows through P1 and the front panel control potentiometer. As the resistance of the front panel potentiometer is varied the voltage across it varies and the output of the 317 tracks but 1.2 volts higher. This output drives the bases of the two power transistors. The maximum voltage output is limited by the current through the front panel potentiometer and is set by P1 to 300 volts when the front panel control is at maximum resistance. Transistors Q1 and Q2 limit the current output by the supply. When the voltages across R8 and R9 reach the level required to turn on Q1 and Q2, they then steal current from the pass transistors and thus limit the total output current to approximately 300 ma. If the output of the supply is short circuited and maximum current applied, an overload condition will develop after some time. In order to prevent failures of this type, the acquisition software monitors the tool voltage and current and will detect a variety of overload conditions and disconnect the line from the power supply.

Section

14

Page 94: Manual Interfase-CPDC

91 CPD Maintenance Manual

TPS03 Board - J39J39-23 P1 Set for 250VDC

V ADJ PotsJ39-21 Supply K1-9

T2 SEC Filtering Regulator J39-36TB2-8

J39-7 K1-2T2 SEC J39-24TB2-7

J39-19 Drive K1-5Q1 B TransitorsTB4-4J39-16

Q2 BTB4-2J39-9

Q1 ETB4-3J39-11

Q2 ETB4-1

TPS BLOCK DIAGRAM

Polarity Relay

Polarity Relay

Page 95: Manual Interfase-CPDC

92 CPD Maintenance Manual

Page 96: Manual Interfase-CPDC

93 CPD Maintenance Manual

Page 97: Manual Interfase-CPDC

94 CPD Maintenance Manual

15 USBHUB Board The STIP-F is designed to be operated with a laptop PC over a USB port. The panel has a built in seven port hub. The USBHUB board is mounted in the back of the STIP. It has one uplink port and seven downlink ports. The uplink port is connected to both the front and the rear of the STIP. Relay K1 disconnects the back port when the front one is used. The five volts supplied by the host USB cable energizes the relay. If the PC does not supply this voltage it will be necessary to use the back port. IC1 is a TI TUSB2077 seven port USB controller. As is a 3.3 volt device IC6, MAX882, voltage regulator, supplies this from the five volt supply. IC2, IC3, IC4, IC5, and IC11 (SN75240) are noise suppressors for the various ports. The downlink ports provide five volts as needed. The outputs are protected by F4, F5, F6, and F7, PFRA.030 Shurter resetable fuses. Port J8 is inside the panel because it is dedicated to the Warrior Software dongle. Ports J2, J3, and J4 are used to connect internal devices such as the USB44 board and the DSP board and are not available externally. Three ports are available for external devices such as the Warrior Depth and Tension panel, and plotters which may be operated with a USB to serial cable. The USBHUB is operated as a generic device because it requires no programming. When the PC is plugged into the STIP-F there will be a momentary pause as the Warrior software recognizes the internal devices and downloads the software necessary to operate them.

Section

15

Page 98: Manual Interfase-CPDC

95 CPD Maintenance Manual

Page 99: Manual Interfase-CPDC

96 CPD Maintenance Manual

Page 100: Manual Interfase-CPDC

97 CPD Maintenance Manual

Page 101: Manual Interfase-CPDC

98 CPD Maintenance Manual

Page 102: Manual Interfase-CPDC

99 CPD Maintenance Manual

Page 103: Manual Interfase-CPDC

100 CPD Maintenance Manual

16 DEPTH Board The depth card receives inputs from a quadrature encoder mounted on the measuring head. Its outputs are pulses which are counted by the UPUSBDAQ board in the CPD Panel and a logic signal indicating the direction of cable movement. A 4-20 ma signal from a pressure transducer in the weight indicator circuit may also be input to this board. Its output is routed to the UPUSBDAQ board in the CPD Panel and a line tension signal may be generated.

16.1 Depth The quadrature signal from the encoder is input on pins 3 and 25 of the card. IC13 and IC1 drive the SR flip flop, the output of which is a pulse train at the rate of the encoder output. The depth information comes from a quadrature encoder mounted on the measuring head. Its outputs are pulses that come in on J1-10 and 11 and go to IC1 LS7084, quadrature clock converter. IC1 decodes the direction of cable movement which goes to IC1 as DIR and sends pulses, PPR, to UPUSBAQ board the counter, U1, pin 15, to monitor line speed. The tension signal may be a 4-20 ma current loop, R4, 24.9 ohms installed, or a strain gauge, with C13 - 2uf installed. The signal is amplified by U2 and digitized by IC2 channel 6. The USB controller, IC1, sends the depth, line speed, and direction and tension information to the PC. Pull-up resistors, R5, R6, R7, and R8, are provided for encoders with open collector outputs. J2, J3 and J4 are used to select 5 or 12 volt encoder operation. When the SDS Depth and Line Tension Panel is present the line tension signal, line speed and direction information is generated by this panel and routed to the PC directly on the USB bus.

16.2 Line Tension The line weight signal (4-20 ma) passes through R4 producing a voltage at the input of the differential amplifier U2. R9 and C2 filter the output of U2, which is then buffered by the follower IC2. 4ma through R9 gives an input of 0.099 volts into the differential amplifier. The amplifier has a gain of 10, therefore the card output should be approximately one volt with zero line weight

Section

16

Page 104: Manual Interfase-CPDC

101 CPD Maintenance Manual

DEPTH02 Board – J21J7-A J21-3 J21-14

Encoder A IC1 PPR CTRIC2 J1-19IC3 UpDn J21-26

+5 JP1 Encoder CTR+15 JP2 PullUps J1-299

Encoder B +5 JP4 Encoder J21-26J7-B J21-25 +15 JP3 Power Encoder

J7-DJ8-A Tension Amp J21-10

U1 ADCJ8-C Offset - P1 J3-31

PU

PU

DEPTH BLOCK DIAGRAM

Page 105: Manual Interfase-CPDC

102 CPD Maintenance Manual

Page 106: Manual Interfase-CPDC

103 CPD Maintenance Manual

Page 107: Manual Interfase-CPDC

104 CPD Maintenance Manual

Page 108: Manual Interfase-CPDC

105 CPD Maintenance Manual

Page 109: Manual Interfase-CPDC

106 CPD Maintenance Manual

Page 110: Manual Interfase-CPDC

107 CPD Maintenance Manual

Page 111: Manual Interfase-CPDC

108 CPD Maintenance Manual

17 USBAQ Board

17.1 USB Operation IC1, the USB controller, is connected to the USBHUB through J1-14 and 15. IC11 is a noise suppressor for the serial line. IC5 contains the identity code for the board so that the Warrior software can identify it and download the proper software into the memory on IC1. The controller is constantly monitoring the counters and the ADC channels. The one MHZ is used as a time base to scale the counts. The controller communicates with the serial DAC’s on Analog Switch Board over the I2C serial bus to J1-16 and 17. Q1 and Q2 pull up the voltage from 3.3 to 5 volts. IC6 is a regulator for the 3.3 volts needed by IC1. IC9 decodes the address for the serial Mux, IC2 selecting the channel to be read by the ADC, U3. The USBAQ board contains a 16 channel ADC, two three channel counters, and the depth and tension processing circuitry. When the computer is plugged into the USB port the Warrior software will recognize the board and download a program into the USB controller. The controller will continuously monitor these devices and send the information to the PC. The data may be viewed in the MONITOR DEVICES – DAMUPCI window. The ADC is U3, AD976, a 16 bit, 10 usec devices. The signals to be digitized come from IC2, HI506, analog multiplexer, which allows processing of 16 channels. Three channels are dedicated to line tension, tool voltage and tool current. The rest are available for customer tool signals. The digitized signals are sent to the PC by the USB controller, IC1, AN2131Q. There are two three channel counters, CS82C54, U1, and U2. The Line speed and a 1MHZ clock are processed by IC1. Three channels are available for pulse too.

Section

17

Page 112: Manual Interfase-CPDC

109 CPD Maintenance Manual

Page 113: Manual Interfase-CPDC

110 CPD Maintenance Manual

Page 114: Manual Interfase-CPDC

111 CPD Maintenance Manual

Page 115: Manual Interfase-CPDC

112 CPD Maintenance Manual

18 UPDSPAUX Board

18.1 DSPAUX R2 This board contains the signal processing hardware for the DSP. Acoustic signals are digitized and sent to the DSP board where they go to the host computer via the USB port. The ADC is a 12 bit, 1.25 mega samples per second device which allows a maximum sample rate of about one sample per microsecond. Analog signals, IN1 to IN16, come in on the bottom edge connector, J1, and are routed to IC5, HI516, analog multiplexer, which selects one channel for the DAC IC2, MX7847JN and then on to the ADC IC1, LT1410. The DAC provides variable gain for the ADC. The other DAC channel and both channels from DAC IC3 go out J1 to control gains and filtering on other boards. The DSP communicates with the ADC through IC9, M4A5-64/32 – FPGA, which contains logic to send #CONVST to start a conversion when #BUSY goes high indicating the ADC is ready. The digitized word is put on the data bus, D(0-11), and goes to FIFOs, IC13 and IC14, 64K x 9, where it is converted to a 16 bit word. The data goes to the DSP over the XD(0-15) bus from J2, 40 pin header connector which is connected to the DSP board. The DSP board passes the data to the PC over the USB bus. The DSP communicates with the DACs over the XD bus. IC16 decodes the chip select signals for the two DACs. IC11, IC12 and IC15 allow communication via the board edge connector, J1, to other boards in the STIP. These are used control things like signal polarity and sync polarity.

Section

18

Page 116: Manual Interfase-CPDC

113 CPD Maintenance Manual

Page 117: Manual Interfase-CPDC

114 CPD Maintenance Manual

Page 118: Manual Interfase-CPDC

115 CPD Maintenance Manual

Page 119: Manual Interfase-CPDC

116 CPD Maintenance Manual

Page 120: Manual Interfase-CPDC

117 CPD Maintenance Manual

Page 121: Manual Interfase-CPDC

118 CPD Maintenance Manual

Page 122: Manual Interfase-CPDC

119 CPD Maintenance Manual

Page 123: Manual Interfase-CPDC

120 CPD Maintenance Manual

Page 124: Manual Interfase-CPDC

121 CPD Maintenance Manual

Page 125: Manual Interfase-CPDC

122 CPD Maintenance Manual

Page 126: Manual Interfase-CPDC

123 CPD Maintenance Manual

Page 127: Manual Interfase-CPDC

124 CPD Maintenance Manual

Page 128: Manual Interfase-CPDC

125 CPD Maintenance Manual

Page 129: Manual Interfase-CPDC

126 CPD Maintenance Manual

19 UPDSP Board This card contains a TI DSP which does signal processing tasks to free up PC resources. When a service is selected software for it is downloaded to the DSP external memory over the USB bus. Signal gain and filtering are controlled from here. Pulse, CBL and Telemetry signals are processed here.

19.1 Series R3 Boards The early boards use Tyco power supplies to derive the 3.3 volts and the 1.8 volts for the DSP. The 1.8 supply requires a resistor to set the voltage.

19.2 Series R4Boards The DSP is a TI TMS320C6201GJC200. It is a 352 pin BGA device which is soldered to an adapter so it can be plugged into a socket on the board. Communication with the board is handled by U15, CY7C64603, USB controller. IC9, M4A3-64/32 FPGA routes control signals to various destinations. IC7, 24LC00P, contains the address of the board so the Warrior software knows what it is and downloads the right data. Each USB device has a unique code except the hub, which is operated as a generic device because it requires no programming. IC8 is a noise suppressor for the USB bus. U3 and U4 make up 8 MB SDRAM memory for the DSP. IC4 and IC5 make up a 32 bit data transceiver to receive data from the DSPAUX board from J6. The A to D converters are 12 bit so data is converted to 32 bit for the DSP.

Section

19

Page 130: Manual Interfase-CPDC

127 CPD Maintenance Manual

Page 131: Manual Interfase-CPDC

128 CPD Maintenance Manual

Page 132: Manual Interfase-CPDC

129 CPD Maintenance Manual

Page 133: Manual Interfase-CPDC

130 CPD Maintenance Manual

Page 134: Manual Interfase-CPDC

131 CPD Maintenance Manual

Page 135: Manual Interfase-CPDC

132 CPD Maintenance Manual

Page 136: Manual Interfase-CPDC

133 CPD Maintenance Manual

Page 137: Manual Interfase-CPDC

134 CPD Maintenance Manual

Page 138: Manual Interfase-CPDC

135 CPD Maintenance Manual

Page 139: Manual Interfase-CPDC

136 CPD Maintenance Manual

Page 140: Manual Interfase-CPDC

137 CPD Maintenance Manual

Page 141: Manual Interfase-CPDC

138 CPD Maintenance Manual

20 Simulator Box The USB Simulator connects to the USB port of the system pc and receives 5-volt power up to 500ma from it. Tool waveforms can be downloaded and then played back in analog form through the line or directly into the system. Outputs to test the Depth Encoder and Tension are also provided.

FIG: 20.1 Simulator

When the USB Simulator is powered up by plugging it into the USB port of a PC or the USB HUB of a Warrior Interface panel, it goes through a two-step enumeration according to the device code found on EPROM IC5. Double clicking the SIMULATOR icon in the Warrior panel will bring up the control window.

Section

20

Page 142: Manual Interfase-CPDC

139 CPD Maintenance Manual

FIG: 20.2 Simulator Controls

Select LOAD and choose the tool waveform from a list. These files are located in the Warrior Bin directory.

FIG: 16.3 Simulator tool files

Page 143: Manual Interfase-CPDC

140 CPD Maintenance Manual

FIG: 20.4 Power Control

FIG: 20.5 Outputs

To playback the waveform press the START button. There are slides for Encoder Speed and Output Gain. The Encoder speed will depend on what number is input for pulses/foot. 120 should give a reasonable range. If less speed is needed change the number to 600 pulses per foot. There is a button for high and long range. Low range will provide speeds less than 100 feet per minute. There is a button for changing the direction, up/down. The Depth Encoder power from the interface panel lights an LED or both if it is twelve volts.

20.1 Circuit Description The simulator gets its intelligence from IC1 – a Cypress AN2131Q EZ-USB controller with 8k of internal ram. An external 128k x 8 static ram, IC2 - CY71019B – is used to store waveform data. IC5 - 24LC00P, EPROM is used to store the USB address code so the device enumerates as a Simulator and not as something else.

Page 144: Manual Interfase-CPDC

141 CPD Maintenance Manual

IC6 provides 3.3 volts for most of the logic from the USB 5 volt supply. A DC-DC Converter supplies +/- 12 volts from the 5 volts supplied by the USB port. An external 5-volt supply can be used if it is needed. The encoder frequency is set by OUT0 from DAC, MAX519. The DAC output goes to a voltage divider to reduce the 0 to 5 volt swing to 0 to 1 volt for the V to F converter, IC10, AD654. Software controls the high and low range of the encoder speed. The output frequency goes to IC9B, buffer, and then is split and one side inverted. One side goes to IC12A, and the other to IC12B, SN74LS74, dual D flip flop. These are wired to give two wave trains 90 degrees apart. The A signal goes to Encoder Out A. The B side goes to IC9A where PA5 sets direction. When PA5 is changed the output of IC9A will be inverted. That is how UP/DOWN is controlled. The signal then goes to Encoder Out B. IC7 and IC8 test the ENCODER voltage, lighting one led if it is five volts, or both leds if it is twelve volts. The encoder pulses are derived from the supply voltage. A 5 volt supply produces 5 volt pulses and a 12 volt supply produces 12 volt pulses. SDA and SCL from IC1 control the DAC. IC4 address lines: 01000000 address byte. PA6 controls IC14, DG411, switch. It connects R32 for 20ma and disconnects it for 2ma. The 12 volts from the STIP is converted to a current by IC7, LM317 to furnish the output signal. The circuit will accept a 24 input also. The data loaded into the ram, IC2, is sent to the DAC a byte at a time and reproduces whatever waveform has been recorded. The chip enable comes off A15 to allow memory paging. It is inverted. Write enable and out enable are active low. A15 is used because we are only interested in high addresses. A16 comes from PC1/TXDO. R36 was added to shift the DC offset of the DAC to zero. The signal is sent from the DAC to U2A, TL082P, op amp, and then to U3, AD633, and voltage multiplier, through a 1K resistor. The multiplier voltage is supplied by IC4, serial DAC, and OUT1, which set the output gain. The signal then goes to U2B and IC3, BUF634, op amps to the line out connector. Cable to Encoder and Line Weight:

20.2 SIMULATOR Hookups 5 PIN MALE - Tension -------------------------Interface Panel A – TENSION SIGNAL GROUND REF ----------A B – TENSION SIGNAL OUT -----------------------B C – tied to E ------------------------------------------C D – +12 VOLTS IN------------------------------------D E – GROUND ------------------------------------------E 7 PIN MALE – Depth Encoder A – ENCODER-A B – ENCODER-B C – N/C D – ENCODER POWER IN E - GROUND

Page 145: Manual Interfase-CPDC

142 CPD Maintenance Manual

FIG: 20.6 USB SIM R2 board layouts

Page 146: Manual Interfase-CPDC

143 CPD Maintenance Manual

FIG: 20.7 USB SIM R2 Schematic

Page 147: Manual Interfase-CPDC

144 CPD Maintenance Manual

FIG: 20.8 USB SIM R2 Schematic

Page 148: Manual Interfase-CPDC

145 CPD Maintenance Manual

Page 149: Manual Interfase-CPDC

146 CPD Maintenance Manual

21 Recorder

21.1 Warrior Line Signal Recorder Service With the Recorder service, it is possible to make a recording of the line signal with minimal filtering. The recording can then be used to make a Simulator file to play back into the system through the Scientific Data Systems Simulator Box. Or the recorded file can be sent to Scientific Data Systems to check the tool telemetry or set up a new service for the tool telemetry. The recorder service is not normally installed as one of the default services. The service can be imported through the Service Editor.

FIG: 21.1 Select Edit logging Details To install the Service Editor, go to Warrior Utilities and click on [Edit Logging Service Details]. To Import the Recorder Service, Click on Service ->Import. From the Warrior\Config folder, choose the CH USB 70.WSV file and click the [ Open ] button. From the service import list, choose the Recorderservice. It will then be added as the last service in your active service list. The Service Editor and Utilities can now be closed. If Acquisition is open, it will have to be closed and then reopened before the Recorder service will be available.

Section

21

Page 150: Manual Interfase-CPDC

147 CPD Maintenance Manual

FIG: 21.2 Service\Import

FIG: 21.3 Import Recorder service To make a line recording, start Acquisition and select Service -> Recorder. When the Tool String editor comes up, click [ Save ] or [ Exit ], there are no tools to select or edit. In the Acquisition window click on Action -> Power Control and enable the line in the normal manner. Adjust tool power for proper operating voltage and current for the tool that you are using. The Recorder Threshold window will show a sample of the signal that will be recorded. No adjustments are necessary in the Recorder Threshold window.

FIG: 21.4 Recorder

Page 151: Manual Interfase-CPDC

148 CPD Maintenance Manual

FIG: 21.5 Set up Signal Recorder There are two other windows that come up when the Recorder service is started. These are the Panel Controls window and the Signal Recorder Setup window. The Panels Controls are not normally used unless the default Input Channel is changed from 15 to a channel that corresponds to the Sync, Aux, or Sonic input channels. This will be discussed further later. There are 4 settings in the Signal Recorder Setup window that can be adjusted. If any of these settings are changed, the [Apply Settings] button must be clicked before the recording is done, otherwise the original settings are used. The Input Channel is the selected DSP input channel (0 to 15). These channels are hard wired within the Warrior Interface Panel. Channel 15 comes from the ANASW board. The signal has been capacitive decoupled from the line and ran through a buffer. It is as true a raw signal as the system can digitize. The Sample Rate is how often the DSP will digitize the incoming signal. A 5us rate is appropriate for most recordings. It should not be set to lower than 3us. Signals may be attenuated on the DSP before they are digitized. Before doing a recording, the Attenuation setting should be adjusted to maximize the signal in the Recorder Threshold Window. The signal should not go to the top or the bottom of the window. The smaller the Attenuation setting value, the larger the signal will be. An Attenuation of 100 will not show any signal and will not give a usable recording. The record time is the number of seconds that the signal is recorded. When settings have been adjusted as needed and the [Apply Settings] button has been set, the next step is to click the [Record] Button. You will need to select a file name to save the file. It is recommended that the file extension show the sample rate so that the file can be played back at the appropriate rate to give a valid recording such as 5us for a 5-microsecond sample rate. Once the [Save] button is clicked, the recording will start and continue for the number of seconds set in the Record Time setting. The Record Time will count down showing the number of seconds left to record until the recording is complete.

Page 152: Manual Interfase-CPDC

149 CPD Maintenance Manual

FIG: 21.6 Save the Recorder signal The following is a list of the Hard Wired DSP channels in the SDS Interface Panel.

Input Channel Signal Note 0 Sonic Amplitude Configurable Filter 2 Audio X10 3 Audio X1 4 Sync / Pulse Configurable Filter 5 Audio X.1 6 Audio X.01 8 AUX Configurable Filter 15 ANASW Signal Recorder Default

Page 153: Manual Interfase-CPDC

150 CPD Maintenance Manual

21.2 Converting Recordings to SDS Simulator Box Files The recording must first be converted from a DSP recording to a WAV file and then the file must be edited to fit a format needed by the simulator box. In Warrior\Bin32 is SIMConvert.exe that will read in a recording and write a WAV file. Click on the [Load Oscope File] button to select the DSP recording. After loading the file and before writing the 8 Bit Wave file, be sure that the sample period matches the sample rate done during the recording. For simple recordings, the difference in the Start Sample and Stop Sample should be less than 128000, since this is the maximum number of samples the Simulator box can hold. Click the [Write 8 bit Wave] button to write the file. If this is a simple file, it can be saved with a .SIM extension and used directly by the Simulator Box.

FIG: 21.7 SIM convert

FIG: 21.8 Open

FIG: 21.9 Save As

Page 154: Manual Interfase-CPDC

151 CPD Maintenance Manual

With more complex recordings, it may be necessary to use a Wave Editor to view and modify the recording before converting it to a simulator file. The Warrior software does not include a waveform editor, but there are many free editors available through the Internet. The following Internet link is a down load for a very versatile editor - http://www.yamahasynth.com/download/twe.html. If the signal being recorded has a periodic rate, the waveform should be edited to start before a given point in the period of the signal and to end before the same point at a number of cycles later in time and keep below the 128,000-sample limit of the Simulator Box. The waveform editor could also be used to adjust the amplitude of the recording or insert or enhance features in the recording, such as gamma pulses in a bond tool recording.

Page 155: Manual Interfase-CPDC

152 CPD Maintenance Manual

22 Wire List

AC Line In J17J17-1 SW4-1 Pwr SW AC Plug NeutralJ17-2 J45-1 Fuse 1 AC Plug LineJ17-3 Chassis Gnd AC Plug Ground

AC Power Distribution TB1TB1-1 Rear Fan J60-1 SW5-3 5V PS - Tool PwrTB1-2 Rear Fan J60-3 SW5-1 5V PS - Tool PwrTB1-3 SW5-4 TB2-3 T1 Pri SW5 Tool PwrTB1-4 SW5-2 TB2-5 T1 Pri SW5 Tool PwrTB1-5 D1-3 T1 SecTB1-6 TB1-7 T1 Sec CTTB1-7 TB1-6 T1 Sec CTTB1-8 D1-1 T1 Sec

Tool Power Transformer T1T1 Pri TB1-3 Tool Power PrimaryT1 Pri TB1-4 Tool Power PrimaryT1 Sec TB1-5 Tool Power SecT1 Sec TB1-8 Tool Power SecT1 Sec CT TB1-6T1 Sec CT TB1-7T1 Shield Chassis Gnd GND

Wire List For USB Upgrade STIP Single Conductor Tool Interface With K1 & K2 Relays

April 2004

Section

22

Page 156: Manual Interfase-CPDC

153 CPD Maintenance Manual

Rear FanRear Fan TB1-1Rear Fan TB1-2

Tool Power Distribution TB2TB2-3 TB1-3 TB2-4 FP Xform PriTB2-4 T2 Pri TB2-3TB2-5 TB1-4 TB2-6 FP Xform PriTB2-6 T2 Pri TB2-5TB2-7 T2 Sec J39-7 Unreg Tool PSTB2-8 T2 Sec J39-21 Unreg Tool PS

Isolation Transformer T2T2 Sec TB2-4T2 Sec TB2-6T2 Pri TB2-7T2 Pri TB2-8

Line Termination TB3TB3-1 J6 J12 K2-7 LineTB3-2 TB3-3 J22-23 J30-10 ANASW/TPSTB3-3 TB3-2 R1-1(300) J41-1 HI/LOW SwTB3-4 R2-1(50) R1-2(300) J41-2 HI/LOW SwTB3-5 R2-2(50) K1-7TB3-6

D1 RectifierD1-1 TB1-8D1-2 C1 (+)D1-3 TB1-5D1-4 C1 (-)

C1C1 (+) R3 1(330K) D1-2 J45-2C1 (-) R3 2(330K) D1-4 J39-37

R1 300 OhmR1-1 TB3-3R1-2 TB3-4

R2 50 OhmR2-1 TB3-4R2-2 TB3-5

R3 330K OhmR3-1 C1 (+)R3-2 C1 (-)

K1 Polarity RelayK1-A J38-31 Polarity ControlK1-B J38-36 +12VK1-1 K1-5 TP LowK1-2 K1-4 J39-37 TP HighK1-3 J44-1 POS AdjK1-4 K1-2 TP HighK1-5 K1-1 J39-24 TP LowK1-6 J44-2 Neg AdjK1-7 TB3-5 Wiper(1/4) LineK1-8 J38-6 Wiper(2/5) I MeasK1-9 J39-23 Wiper(3/6) TP Adj

Page 157: Manual Interfase-CPDC

154 CPD Maintenance Manual

Chassis GNDT1 Shield Chassis Ground J4-29 J1-2 J3-7 J5-11 at T1J38-5 J60-2J17-3

K2 Safety RelayK2-A J38-32 Safety ControlK2-B J38-39 +12VK2-1 15V Common GNDK2-4 J30-12 Line TerminationK2-6 15V PS Transformer AC NEU AC LineK2-7 TB3-1 Line OutK2-9 Line Enable Lamp Line Enable Lamp

Tool Voltage Transistors TB4TB4-1 J39-11 Q1-e Q1-eTB4-2 J39-16 Q1-b Q1-bTB4-3 J39- 9 Q1-e Q1-eTB4-4 J39-19 Q1-b Q1-bTB4-5 Q1-C R2-1 Q1-C Q1-C & Q1-CTB4-6 J45-3 R2-2

CTR J1J1-1 J1- 35 IR Input Safety LoopJ1-2 J1-11 Chassis GND IR Enable GNDJ1-3 J38-25 D OUT 7 Warrior Line EnableJ1-4 J38-37 D OUT 6 Power PolarityJ1-5 J38-18 FreepToolReset D OUT 5 Routing BIT05J1-6 J38-17 FreepBoardEnable D OUT 4 Routing BIT04J1-7 J25-35 TelaEnable D OUT 3 Routing BIT03J1-8 J25-36 D OUT 2 Routing BIT02J1-9 J25-37 D OUT 1 Routing BIT01J1-10 J25-38 D OUT 0 Routing BIT00J1-11 J1-2 GND GNDJ1-16 J27-35 CTR3 GT TT DetectJ1-19 J21-14 CTR2 IN Depth PPRJ1-20 J38-33 5V Safety EnableJ1-29 J21-26 D IN 0 Depth UPDNJ1-35 J1-1 CTR1 Out Safety Loop

Spare J2

Line J6J6 TB3-1 UHF Line Connector

Page 158: Manual Interfase-CPDC

155 CPD Maintenance Manual

Encoder J7J7- A J21-3 CHA (Shielded)J7- B J21-25 CHB (Shielded)J7- D J21-17 ENCODER POWERJ7- F J21-42 GND (Shield)

Line Weight J8J8-A J21-5 Tension +J8-B J21-9 Tension -J8-D J21-44 EXCITATION +12J8-E J21-42 GND

DAS J3J3-7 J3-19 J3 28 Chassis Ground GNDJ3-11 J4-11 CH 15 ADC 16J3-12 J4-12 CH 14 ADC 15J3-13 J4-13 CH 13 ADC 14J3-14 J4-14 CH 12 ADC 13J3-15 J4-15 CH 11 ADC 12J3-16 J4-16 CH 10 ADC 11J3-17 J4-17 CH 9 ADC 10J3-18 J4-18 CH 8 ADC 9J3-19 J3-7 GNDJ3-28 J3-7 J3 29 GNDJ3-29 J3-28 GNDJ3-31 J21-10 CH 6 ADC 7 - LTENSJ3-33 J29-18 CH 4 ADC 5 - MTTJ3-34 J30-4 CH 3 ADC 4 - FPJ3-35 CCL-27 CH 2 ADC 3 - CCLJ3-36 J38-24 CH 1 ADC 2 - LVOLTJ3-37 J38-28 CH 0 ADC 1 - LCURR

ADC J4J4-11 J3-11 ADC 16J4-12 J3-12 ADC 15J4-13 J3-13 ADC 14J4-14 J3-14 ADC 13J4-15 J3-15 ADC 12J4-16 J3-16 ADC 11J4-17 J3-17 ADC 10J4-18 J3-18 ADC 9J4-29 Chassis Ground GND

Line J12J12 TB3-1 Line

SYNC J13J13 J26-3 SYNC Back Panel

SPARE J14

Page 159: Manual Interfase-CPDC

156 CPD Maintenance Manual

SPARE J15

DSP J5J5-1 J26-27 CBL02 Invert ControlJ5-4 TELA-26 TELA DAC02J5-7 J25-30 CBL1DR5 AUX Channel OutJ5-9 J27-37 CBL3 Sync DetectedJ5-11 J5-12 Chassis Ground GNDJ5-12 J5-11 J5-13 GNDJ5-13 J5-12 J5-14 GNDJ5-14 J5-13 J5-15 GNDJ5-15 J5-14 J5-16 GNDJ5-16 J5-15 J5-17 GNDJ5-17 J5-16 J5-18 GNDJ5-18 J5-17 J5-19 GNDJ5-19 J5-18 GNDJ5-25 J26-39 CBL2 TT LevelJ5-26 J26-38 CBL2 Sync LevelJ5-27 J27-30 CBL3 -CGCLEARJ5-28 J27-34 CBL3 -CGPRESETJ5-29 J27-38 CBL3 -SYNCINHJ5-30 J25-10 IN0 Amp SignalJ5-31 J25-18 IN1 Invert Amp SignalJ5-32 J28- 7 IN2 Audio 1.0J5-34 J28- 9 IN7 Audio 0.01J5- 35 J28- 8 IN6 Audio 0.1J5- 36 J25-12 IN4 Sync/Pulse SignalJ5- 37 J28- 6 IN5 Audio 10

CCL J16J16 J23-7 PASSIVE CCL IN

DEPTH J21J21-3 J7- A CHA (Shielded)J21-5 J8-A Tension +J21-9 J8-B Tension -J21-10 J3-31 LTENSJ21-14 J1-19 Depth PPRJ21-17 J7- D ENCODER POWERJ21-25 J7- B CHB (Shielded)J21-26 J1-29 Depth UPDNJ21-42 J7- F J8-E GND (Shield)J21-44 J8- D (+12V)

ANASW J22J22-9 J25-23 CBL DriveJ22-23 TB3-2 J38-1 TELA-23 Line InJ22-28 J23-5 CCL DriveJ22-32 J28-5 AUDIO DriveJ22-33 J29-3 MTT Drive

J22-35 J42-1 Speaker Jack Ground J22-39 J42-3 Speaker Jack Output

Page 160: Manual Interfase-CPDC

157 CPD Maintenance Manual

CCL J23 (May Be J24)J23-5 J22--28 CCL INJ23-7 J16 PASSIVE CCL INJ23-27 J3-35 CCL OUT

TELA J24 (May Be J23)J24-23 J22-23 Line Driver OUTJ24-26 J5-4 DSP-DAC02J24-28 J1-7 CTR-TelaEnable

CBL01 J25J25-10 J5-30 DSP IN0 Amp SignalJ25-12 J5-36 J26-3 DSP IN4 Sync/Pulse SignalJ25-16 CCL-16 J22-16 J1-25 SCL - I2C ClockJ25-17 CCL-17 J22-17 J1-26 SCL - I2C DATAJ25-18 J26-23 J5-31 DSP IN1 Amp Sig / Invert Amp SigJ25-19 J25-41 (+) 5 Volts BUSJ25-20 J25-42 GND BUSJ25-21 J24-43 (-) 12 Volts BUSJ25-22 J25-44 (+) 12 Volts BUSJ25-23 J22-9 Signal In from ANASWJ25-30 J5-7 DSP IN8 Sonic AUXJ25-41 J25-19 (+) 5 Volts BUSJ25-42 J25-20 GND BUSJ24-43 J25-21 (-) 12 Volts BUSJ25-44 J25-22 (+) 12 Volts BUS

CBL02 J26J26-3 J25-12 J13 Sync/Pulse SignalJ26-19 J26-41 (+) 5 Volts BUSJ26-20 J26-42 GND BUSJ26-21 J24-43 (-) 12 Volts BUSJ26-22 J26-44 (+) 12 Volts BUSJ26-23 J25-18 J5-31 DSP IN1 Amp Sig / Invert Amp SigJ26-27 J5-1 Invert ControlJ26-29 J27-7 TDETJ26-31 J27-11 NEGATIVEJ26-33 J27-9 POSITIVEJ26-38 J30-1 J5-26 Sync LevelJ26-39 J30-2 J5-25 TT LevelJ26-41 J26-19 (+) 5 Volts BUSJ26-42 J26-20 GND BUSJ24-43 J26-21 (-) 12 Volts BUSJ26-44 J26-22 (+) 12 Volts BUS

Page 161: Manual Interfase-CPDC

158 CPD Maintenance Manual

CBL03 J27J27-7 J26-29 TDETJ27-9 J26-33 POSITIVEJ27-11 J26-31 NEGATIVEJ27-19 J27-41 (+) 5 Volts BUSJ27-20 J27-42 GND BUSJ27-21 J24-43 (-) 12 Volts BUSJ27-22 J27-44 (+) 12 Volts BUSJ27-30 J5-27 -CGCLEARJ27-34 J5-28 -CGPRESETJ27-35 J1-16 TT DetectedJ27-37 J5-9 Sync DetectedJ27-38 J5-29 -SYNCINHJ27-41 J27-19 (+) 5 Volts BUSJ27-42 J27-20 GND BUSJ24-43 J27-21 (-) 12 Volts BUSJ27-44 J27-22 (+) 12 Volts BUS

Noise J28J28-5 J22-35 AUDIO INJ28-6 J5-37 DSP IN5 Audio 10J28-7 J5-32 DSP IN2 Audio 1.0J28-8 J5-35 DSP IN6 Audio 0.1J28-9 J5-34 DSP IN7 Audio 0.01J28-19 J28-41 (+) 5 Volts BUSJ28-20 J28-42 GND BUSJ28-21 J24-43 (-) 12 Volts BUSJ28-22 J28-44 (+) 12 Volts BUSJ28-41 J28-19 (+) 5 Volts BUSJ28-42 J28-20 GND BUSJ24-43 J28-21 (-) 12 Volts BUSJ28-44 J28-22 (+) 12 Volts BUS

MTT J29J29-3 J22-33 MTT INJ29-18 J3-33 ADC 5 - MTTJ29-19 J29-41 (+) 5 Volts BUSJ29-20 J29-42 GND BUSJ29-21 J24-43 (-) 12 Volts BUSJ29-22 J29-44 (+) 12 Volts BUSJ29-41 J29-19 (+) 5 Volts BUSJ29-42 J29-20 GND BUSJ24-43 J29-21 (-) 12 Volts BUSJ29-44 J29-22 (+) 12 Volts BUS

Page 162: Manual Interfase-CPDC

159 CPD Maintenance Manual

AE FreePoint J30J30-1 J26-38 Signal DriveJ30-2 J26-39 Zero ControlJ30-4 J3-34 ADC 4 - FPJ30-7 J38-9 Line Control J30-8 J38-7 Set Tool ControlJ30-10 TB3-2J30-12 K2-4J30-17 Freepoint Transformer SecondaryJ30-18 Freepoint Transformer SecondaryJ30-19 J30-41 (+) 5 Volts BUSJ30-20 J30-42 GND BUSJ30-21 J24-43 (-) 12 Volts BUSJ30-22 J30-44 (+) 12 Volts BUSJ30-41 J30-19 (+) 5 Volts BUSJ30-42 J30-20 GND BUSJ24-43 J30-21 (-) 12 Volts BUSJ30-44 J30-22 (+) 12 Volts BUS

PSAUX J38J38-1 J22-23 Line Voltage SensJ38-5 Chassis Gnd GNDJ38-6 K1-8 I MeasJ38-7 J30-8 FP/MTT CNTLJ38-8 J43-5 (+/-) VE SW Pin 3 5V PUJ38-9 J30-7 FP/MTT CNTLJ38-10 J38-11 J43-4 GND (+/-) VE SW Pin 2J38-11 J38-10 J38-20 J43-11 GNDJ38-17 J1-6 Routing BIT04J38-18 J1-5 J25-1 Routing BIT05J38-19 J38-41 (+) 5 Volts BUSJ38-20 J38-42 GND BUSJ38-21 J24-43 (-) 12 Volts BUSJ38-22 J38-44 (+) 12 Volts BUSJ38-24 J43-9 J3-36 ADC 2 - LVOLT Volt Meter INHIJ35-25 J1-3 Warrior Line EnableJ38-28 J43-10 J3-37 ADC 1 - LCURR Current Meter INHIJ38-29 J43-3 (+/-) VE SW Pin 1J38-31 K1-A Polarity ControlJ38-32 K2-A Safety ControlJ38-33 J1-20 Safety EnableJ38-35 J43-2 (+/-) VE SW Pin 4J38-36 K1-B +12VJ38-37 J1-4 D OUT 6 Power PolarityJ38-39 K2-B +12VJ38-41 J38-19 (+) 5 Volts BUSJ38-42 J38-20 GND BUSJ24-43 J38-21 (-) 12 Volts BUSJ38-44 J38-22 (+) 12 Volts BUS

Page 163: Manual Interfase-CPDC

160 CPD Maintenance Manual

TPS J39J39--7 TB2-7 Unreg Tool PSJ39-9 TB4-3 Q1 eJ39-11 TB4-1 Q2 eJ39-16 TB4-2 Q2 bJ39-19 TB4-4 Q1 bJ39-21 TB2-8 Unreg Tool PSJ39-23 K1-9 V Adj PotsJ39-24 K1-5 Line Voltage OutJ39-36 J39-37 J44-3 Line Voltage OutJ39-37 J39-36 K1-2 C1 (-) Line Voltage Out

+15/-15 Power SupplyOut+ S+ +15 VoltS+ Out+ P61-4 +15 VoltS+ RTN COM GNDCOM S+ RTN S- RTN P61-2 GNDS- RTN COM K2-1 GNDS- Out- P61-3 -15 VoltOut- S- -15 VoltTran Pri K2-6 5V Trans PriTran Pri 5V Trans Pri

+5 Power SupplyOut- S- P60-2 GNDS- Out- GNDS+ Out+ P61-1 +5 VoltOut+ S+ +5 VoltTrans Pri P60-1 15V Trans PriTrans Pri P60-3 15V Trans Pri

Tool Power AC J60J60-1 TB1-1 AC PowerJ60-2 Chassis-Gnd GNDJ60-3 TB1-2 AC Power

Power Supplies AC P60P60-1 +5 Trans Pri AC InP60-2 5V Out- GNDP60-3 +5 Trans Pri AC In

Power Supplies DC P61P61-1 Pos 5v Pos 5v PSP61-2 15V Com DC GroundP61-3 15V Out- Neg 15v PSP61-4 15V Out+ Pos 15v PS

Page 164: Manual Interfase-CPDC

161 CPD Maintenance Manual

HIGH/LOW Switch J41J41-1 TB3-3 HI/LOW SwJ41-2 TB3-4 HI/LOW Sw

Speaker JackPhono (-) J22-35 Speaker Jack GroundPhono (+) J22-39 Speaker Jack Hot

Meters and Polarity Switch J43J43--1 J38--42 GND (+/-) VE SW Pin 5&6J43--2 J38--35 (+/-) VE SW Pin 4J43--3 J38--29 (+/-) VE SW Pin 1J43--4 J38--10 GND (+/-) VE SW Pin 2J43--5 J38--8 5V PU (+/-) VE SW Pin 3J43--7 J38--20 GND V Meter INLOJ43--8 J38--41 +5v V Meter V+J43--9 J38--24 L Voltage V Meter INHIJ43--10 J38--28 L Current C Meter INHIJ43--11 J38--11 GND C Meter INLOJ43--12 J38--19 +5v C Meter V+

Volage Adjust J44J44-1 K1-3 POS ADJ. P7J44-2 K1-6 NEG. ADJ. P8J44-3 J39-36 TP High

Fuse Inputs J45J45-1 J17-2 AC Plug LineJ45-2 C1(+) Line VoltageJ45-3 TB4-6 Line Voltage

Line Enable Indicator LP3LP3-1 K2-9 Line Enable Indicator

Line Enable Indicator LP3LP3-2 SW4-3 Line Enable Indicator

CCW J22 35 P42 4J47 Speaker Jack

J22-35 Speaker Jack GND GNDJ22-39 Speaker Jack Hot Speaker

Front Panel Checkout

Page 165: Manual Interfase-CPDC

162 CPD Maintenance Manual

Meters and Polarity Switch P43P43-1 SW6 5&6P43-2 SW6 4P43-3 SW6 1P43-4 SW6 2P43-5 SW6 3P43-7 V Meter INLOP43-8 V Meter V+P43-9 V Meter INHIP43-10 C Meter INHIP43-11 C Meter INLOP43-12 C Meter V+

(-) VE AUTO (+) VE Switch SW61 J38-292 J38-103 J38- 84 J38-355 J38-426 J38-42

Voltage MeterINLO J38- 20 GNDINHI J38- 24V+ J38- 41 (+) 5V

Current MeterINLO J38- 11 GNDINHI J38- 28V+ J38- 19 (+) 5V

Voltage Adjust P44P44-1 +VE ADJUST CCW POS ADJ.P44-2 '-VE ADJUST CCW NEG. ADJ.P44-3 +VE ADJ CT TP High

+VE AdjustCT to CW J39 36 TP HighCCW K1 3 TP Adj - K1 3

-VE AdjustCT to CW +VE Adjust CT TP HighCCW K1 6 TP Adj - K1 6

Fuse Inputs P45P45-1 F1-1 J17 2 Main FuseP45-2 F2-1 C1 (+) Tool FuseP45-3 F2-2 TB4 6 Tool Fuse

F1 Main FuseF1-1 P45-1 Main Fuse 2.5AF1-2 SW4-3 Main Fuse 2.5A

F2 Tool FuseF2-1 F2-1 Tool Fuse .5AF2-2 F2-2 Tool Fuse .5A

SW4 Main Panel SwitchSW4-1 J17-1 AC Plug NeutralSW4-2 LP1-1 LP3 1SW4-3 F1-2SW4-4 LP1-2

Page 166: Manual Interfase-CPDC

163 CPD Maintenance Manual

LP1 Main Power Indicator LP1-1 SW4-2 LP1-2 SW4-4 SW5 Tool Power Switch SW5-1 TB1-2 Front-Fan SW5-2 TB1-4 LP2-1 SW5-3 TB1-1 Front-Fan SW5-4 TB1-3 LP2-2 Front Fan Front-Fan SW5-1 Front-Fan SW5-3 LP2 Tool Power Indicator LP2-1 SW5-2 LP2-2 SW5-4 LP3 Line Enable Indicator LP3-1 SW4-2 LP3-2 P46

Page 167: Manual Interfase-CPDC

164 CPD Maintenance Manual

J17 - AC Line InJ17-1 SW4-2 AC Line NeutralJ17-2 P45-1 {F1-1} AC Line LoadJ17-3 TB2-1 Chassis GND (Thru Mounting) {GND} Ground

J7 - EncoderJ7-A J21- 3 CHA (Shielded Red)J7-B J21-25 CHB (Shielded Black)J7-C ----J7-D J21-17 ENCODER POWERJ7-E ----J7-F J21-42 {GND, J8-E} GND J7-G TB2-2 {GND} Shield

J8 - Line TensionJ8-A J21- 5 Tension -J8-B J21- 9 Tension +J8-C ----J8-D J21-44 {+12V} +12V (Tension Excitation)J8-E J21-42 {GND J7-F}} GND

J6 - Line UHFJ6 TB3 1 {J12, J38A-27} UHF Line Connector

J12 - Line BNCJ12 TB3-1 {J6, J38A-27} Line BNC Connector

J13 - SYNCJ13 J26- 3 {J25-12, J5-36} SYNC Back Panel

J16 - CCL (Passive Input)J16 J23- 7 PASSIVE CCL Input

Wire List for UPGRADE STIP Single Conductor Tool Interface Panel With PRELAYS Board

MARCH 24, 2005

BACK PANEL CONNECTORS

Page 168: Manual Interfase-CPDC

165 CPD Maintenance Manual

J2 - SPARE

J9 - SPARE Used for Multi-Conductor

J14 - SPARE

J15 - SPARE

Rear FanRear Fan TB1-1 AC Power, LoadRear Fan TB1-2 AC Power, Neutral

J1 - CTR J1- 1 J1-35 *IR Input Safety LoopJ1- 2 J1-11 TB2 1 {GND} *IR Enable GNDJ1- 3 TB2-3 {J38-25, ACSW+}D OUT 7 Line EnableJ1- 4 J38-37 D OUT 6 Power Polarity CNTLJ1- 5 J38-18 {J25- 1} D OUT 5 Pulse - FP Set - BIT05J1- 6 J38-17 D OUT 4 FP Enable - Routing BIT04J1- 7 TELA-28 D OUT 3 TelaEnableJ1- 8J1- 9J1-10J1-11 J1- 2 {GND, TB2-1} GND GNDJ1-12 ---- ** CTR2 GateJ1-13 ---- ** CTR2J1-14 ---- ** CTR1 GateJ1-15 ---- ** CTR1 J1-16 J27-35 CTR3 GT TT DetectedJ1-19 J21-14 CTR2 IN Depth PPRJ1-25 J22-16 J23-16 J25-16 I2C ClockJ1-26 J22-17 J23-17 J25-17 I2C DataJ1-28 ---- PA7J1-29 J21-26 PA6 Depth UPDNJ1-35 J1- 1 *CTR1 Out Safety Loop* Not used on DAMUPCI ** Only available on DAMUPCI

Page 169: Manual Interfase-CPDC

166 CPD Maintenance Manual

J3 - DASJ3- 7 J3-19 TB2-1 {GND, J3-28, J3-29 } GNDJ3-11 J4-11 CH 15 ADC,16 - DAMUPCI,16J3-12 J4-12 CH 14 ADC,15 - DAMUPCI,15J3-13 J4-13 CH 13 ADC,14 - DAMUPCI,14J3-14 J4-14 CH 12 ADC,13 - DAMUPCI,13J3-15 J4-15 CH 11 ADC,12 - DAMUPCI,12J3-16 J4-16 CH 10 ADC,11 - DAMUPCI,11J3-17 J4-17 CH 9 ADC,10 - DAMUPCI,10J3-18 J4-18 CH 8 ADC,9 - DAMUPCI,9J3-19 J3- 7 J3-28 {TB2-1, J3-29, GND} GNDJ3-28 J3-19 J3-29 {TB2-1, J3- 7, GND} GNDJ3-29 J3-28 {TB2-1, J3- 7, J3-19, GND} GNDJ3-31 J21-10 CH 6 ADC 7 - LTENSJ3-32 ---- CH 5J3-33 J29-18 CH 4 ADC 5 - MTTJ3-34 J30- 4 CH 3 ADC 4 - FPJ3-35 J23-27 CH 2 ADC 3 - CCLJ3-36 J38-24 {P43- 9} CH 1 ADC 2 - TVOLTJ3-37 J38-28 {P43-10} CH 0 ADC 1 - TCURR

J4 - ADCJ4-11 J3-11 ADC,16 - DAMUPCI,16J4-12 J3-12 ADC,15 - DAMUPCI,15J4-13 J3-13 ADC,14 - DAMUPCI,14J4-14 J3-14 ADC,13 - DAMUPCI,13J4-15 J3-15 ADC,12 - DAMUPCI,12J4-16 J3-16 ADC,11 - DAMUPCI,11J4-17 J3-17 ADC,10 - DAMUPCI,10J4-18 J3-18 ADC,9 - DAMUPCI,9J4-29 TB2-1 {GND} GND

J5 - DSP J5- 1 J26-27 CBL Invert ControlJ5-4 TELA-26 DAC02J5-7 J25-30 CBL1DR AUX Channel OutJ5- 9 J27-37 CBL3 Sync DetectedJ5-11 J5-12 TB2-1 {GND} GNDJ5-12 J5-11 J5-13 {GND} GNDJ5-13 J5-12 J5-14 {GND} GNDJ5-14 J5-13 J5-15 {GND} GNDJ5-15 J5-14 J5-16 {GND} GNDJ5-16 J5-15 J5-17 {GND} GNDJ5-17 J5-16 J5-18 {GND} GNDJ5-18 J5-17 J5-19 {GND} GNDJ5-19 J5-18 {GND} GNDJ5-25 J26-39 (FP Zero CNTL) {J30- 2} TT Threshold LevelJ5-26 J26-38 (FP Signal Drive) {J30- 1} Sync Detection LevelJ5-27 J27-30 -CGCLEARJ5-28 J27-34 -CGPRESETJ5-29 J27-38 -SYNCINHJ5-30 J25-10 IN0 Amp SignalJ5-31 J25-18 IN1 Invert Amp SignalJ5-32 J28- 7 IN2 Audio 1.0J5-33 ---- IN3J5-34 J28- 9 IN7 Audio 0.01J5-35 J28- 8 IN6 Audio 0.1J5-36 J25-12 {J26- 3, J13} IN4 Sync/Pulse SignalJ5-37 J28- 6 IN5 Audio 10

Page 170: Manual Interfase-CPDC

167 CPD Maintenance Manual

TB1 - AC Power Distribution (Old Grey Style Transformer)LEFT LEFT RIGHT RIGHT

TB1-1 SW4-3 P60-3 Rear Fan TB1-4R AC Power, LoadTB1-2 SW4-1 P60-1 Rear Fan AC Power, NeutralTB1-3 T1-BLK TB2-4L Tool Power - AC NeutralTB1-4 TB1-1R Tool Power - AC LoadTB1-5 T1-BLK TB2-5L Tool Power - Load EnabledTB1-6 T1-RED D1-3 Tool Power SecondaryTB1-7 T1-GRN/YEL GRN/YEL Center TapTB1-8 T1-BLK/W D1-1 Tool Power Secondary

TB1 - AC Power Distribution (New Style Transformer)LEFT LEFT RIGHT RIGHT

TB1-1 SW4-3 P60-3 Rear Fan TB1-4R AC Power, LoadTB1-2 SW4-1 P60-1 Rear Fan AC Power, NeutralTB1-3 T1-WHT X 2 TB2-4L Tool Power - AC NeutralTB1-4 TB1-1R Tool Power - AC LoadTB1-5 TB2-5L Tool Power - Load EnabledTB1-6 T1-BLK-3 or -4 D1-3 Tool Power SecondaryTB1-7 NONE TB1-8 T1-BLK-1 D1-1 Tool Power Secondary

ACSW(-) TB2-2L(+) J42-4Install on TB1 with 1/4 HEX X 1/2" Standoffs on Terminals TB1-4L and TB1-5L

`T1 - Tool Power Transformer

T1-P1-WHT T1-P2-WHT TB1-3 Tool Power Primary #1T1-P1-BLK T1-P2-BLK TB1-5 Tool Power Primary #1T1-P2-WHT T1-P1-WHT TB1-3 Tool Power Primary #2T1-P2-BLK T1-P1-BLK TB1-5 Tool Power Primary #2T1-S1 TB1-8 Tool Power Sec #1T1-S2 {Heat Shrink off when not used} Tool Power Sec #2T1-S3 TB1-7 Tool Power Sec #3T1-S4 {Heat Shrink off when not used} Tool Power Sec #4T1-S5 {Heat Shrink off when not used} Tool Power Sec #5T1-S6 {Heat Shrink off when not used} Tool Power Sec #6

HORIZONTAL PANEL ASSEMBLY

Page 171: Manual Interfase-CPDC

168 CPD Maintenance Manual

TB2 - Tool Power Distribution TB2-1 TB2-2 J17-3 J1- 2 J38- 5 GND

J3- 7 J4-29 J5-11TB2-2 TB2-1 J7-G P60-2 ACSW-(-) GND

{Gnd}TB2-3 J1- 3 J38-25 ACSW-(+) Warrior Line EnableTB2-4 T2-BLKTB2-5 T2-WHT TB5-8 TB1-3 Tool Power - AC NeutralTB2-6 T2-RED TB5-7 TB1-5 Tool Power - Load EnabledTB2-7 T2-BLK1 J39- 7 TPS Low Voltage ACTB2-8 T2-BLK2 J39-21 TPS Low Voltage AC

T2 - Low Voltage Isolation Transformer T2-BLK TB2-4 PrimaryT2-WHT TB2-5 {TB5-8, TB1-3} Primary TapT2-RED TB2-6 {TB5-7, TB1-5} PrimaryT2-BLK1 TB2-7 {J39- 7} SecondaryT2-BLK2 TB2-8 {J39-21} Secondary

TB3 - Line Termination TB3-1 J6 J12 J38A-27 LineTB3-2 TB3-3 J22-23 J30-10 {J38- 1} ANASW/TPSTB3-3 TB3-2 R1-1(300) P41-1 HI/LOW SwTB3-4 R2-1(50) R1-2(300) P41-3 HI/LOW SwTB3-5 R2-2(50) J38A- 5 TPS Voltage OutTB3-6

D1 - Rectifier

D1-1 TB1-7 Tool Power SecondaryD1-2 C1 (+) {P45-2, R3-1}D1-3 TB1-8 Tool Power SecondaryD1-4 C1 (-)

C1C1 (+) R3-1(100K) D1-2 P45-2C1 (-) R3-2(100K) D1-4 J39-37

R1 - 300 Ohm {High Only Termination}R1-1 TB3-3 {P41-1}R1-2 TB3-4 {P41-3}

R2 - 50 Ohm {Low + High Termination}R2-1 TB3-4R2-2 TB3-5 {J38A- 5} TPS Voltage Out

R3 - 100K Ohm {Tool Voltage Discharge}R3-1 C1 (+)R3-2 C1 (-)

Page 172: Manual Interfase-CPDC

169 CPD Maintenance Manual

TB4 - Tool Voltage Transistors TB4-1 J39-11 Q2-ETB4-2 J39-16 Q2-BTB4-3 J39- 9 Q1-ETB4-4 J39-19 Q1-BTB4-5 Q1-C R4-1 Q2-CTB4-6 P45-3 R4-2

TB5 - FREE POINT Transformer TB5-1 J30-17 T3-WHT (FP Set Tool AC Power) SEC1

TB5-2 J30-18 T3-YEL (FP Set Tool AC Power) SEC1 (TAP)TB5-3 T3-RED SEC1TB5-4 T3-BLU SEC2TB5-5 T3-RED/YEL SEC2 (TAP)TB5-6 T3-GRN/YEL SEC2TB5-7 TB2-6 T3-PRI PRI {Tool Power - Load Enabled}TB5-8 TB2-5 T3-PRI PRI {Tool Power - AC Neutral}

R4 50 OhmR4-1 TB4-5 {Q1-C, Q2-C}R4-2 TB4-6 {P45-3}

+12/-12 Power SupplyOut+ S+ +12 VoltS+ Out+ J61-4 +12 VoltS+ RTN 12V COM S- RTN J60-2 GND12V COM S+ RTN S- RTN J61-2 GNDS- RTN 12V COM S+ RTN +5V S- GNDS- Out- J61-3 -12 VoltOut- S- -12 Volt12V PS-1 12V PS-2 J38A-24 Switched AC Neutral12V PS-2 12V PS-1 5V PS-2 {J60-1} Switched AC Neutral12V PS-3 12V PS-4 5V PS-3 {J60-3} Switched AC Load12V PS-4 12V PS-3 Switched AC Load12V PS-5 ----

+5 Power SupplyOut- S- GNDS- Out- 12V COM GNDS+ Out+ J61-1 +5 VoltOut+ S+ +5 Volt5V PS-1 5V PS-2 J60-1 Switched AC Neutral5V PS-2 5V PS-1 12V PS-2 Switched AC Neutral5V PS-3 5V PS-4 12V PS-3 Switched AC Load5V PS-4 5V PS-3 J60-3 Switched AC Load5V PS-5 ----

VERTICAL PANEL ASSEMBLY

Page 173: Manual Interfase-CPDC

170 CPD Maintenance Manual

J60 - Power Supplies AC J60-1 5V PS-1 Switched AC NeutralJ60-2 12V COM GNDJ60-3 5V PS-4 Switched AC Load

J61 - Power Supplies DC J61-1 5V Out+ Pos 5v PSJ61-2 12V Com DC GroundJ61-3 12V Out- Neg 12v PSJ61-4 12V Out+ Pos 12v PS

J21 - DEPTH J21- 3 J7-A CHA (Shielded Red)J21- 5 J8-A Tension -J21- 9 J8-B Tension +J21-10 J3-31 ADC,7 - LTENSJ21-14 J1-19 Depth PPRJ21-17 J7-D ENCODER POWERJ21-25 J7-B CHB (Shielded Red)J21-26 J1-29 Depth UPDNJ21-42 J7-F J8-E {GND} GND (Shield)J21-44 J8-D {+12V} +12 (Tension Excitation)

J22 - ANASW J22- 9 J25-23 CBL DriveJ22-16 J1-25 J23-16 J25-16 I2C ClockJ22-17 J1-26 J23-17 J25-17 I2C DataJ22-23 TB3-2 J38- 1 J24-23 Line InJ22-28 J23- 5 CCL DriveJ22-32 J28-5 AUDIO DriveJ22-33 J29- 3 MTT DriveJ22-35 P42-1 Speaker Phono Jack GNDJ22-39 P42- 3 SPEAKER Phono Jack Hot

J23 - CCL J23- 5 J22-28 CCL INJ23- 7 J16 PASSIVE CCL INJ23-16 J1-25 J22-16 J25-16 I2C ClockJ23-17 J1-26 J22-17 J25-17 I2C DataJ23-27 J3-35 CCL Signal

J24 - TELAJ24-23 J22-23 Line InJ24-26 J5-4 DSP-DAC02J24-28 J1-7 CTR-TelaEnable

CARD CAGE ASSEMBLY

Page 174: Manual Interfase-CPDC

171 CPD Maintenance Manual

J25 - CBL1DJ25-10 J5-30 DSP IN0 Amplitude SignalJ25-12 J5-36 J26- 3 {J13} DSP IN4 Sync/Pulse SignalJ25-16 J1-25 J22-16 J23-16 I2C ClockJ25-17 J1-26 J22-17 J23-17 I2C DataJ25-18 J5-31 J26-23 DSP IN1 Threshold SignalJ25-23 J22- 9 CBL Signal InJ25-30 J5-7 AUX Signal

J26 - CBL02 J26- 3 J25-12 J13 {J5-36} Sync/Pulse SignalJ26-23 J25-18 Threshold SignalJ26-27 J5- 1 CBL Invert ControlJ26-29 J27- 7 TDETJ26-31 J27-11 NEGATIVE SYNCJ26-33 J27- 9 POSITIVE SYNCJ26-38 J30- 1 J5-26 (FP Sig Drive) Sync Detection LevelJ26-39 J30- 2 J5-25 (FP Zero CNTL) TT Threshold Level

J27 - CBL03 J27- 7 J26-29 TDETJ27- 9 J26-33 POSITIVE SYNCJ27-11 J26-31 NEGATIVE SYNCJ27-30 J5-27 -CGCLEARJ27-34 J5-28 -CGPRESETJ27-35 J1-16 TT DetectedJ27-37 J5- 9 Sync DetectedJ27-38 J5-29 -SYNCINH

J28 - Noise J28- 5 J22-32 AUDIO INJ28- 6 J5-37 DSP IN5 Audio 10J28- 7 J5-32 DSP IN2 Audio 1.0J28- 8 J5-35 DSP IN6 Audio 0.1J28- 9 J5-34 DSP IN7 Audio 0.01

J29 - MTT J29- 3 J22-33 MTT INJ29-18 J3-33 ADC 5 - MTT

J30 - Applied FreepointJ30- 1 J26-38 {J5-26} FP Signal DriveJ30-2 J26-39 {J5-25} FP Zero ControlJ30- 4 J3-34 ADC 4 - FPJ30- 7 J38- 9 FP Line Control J30- 8 J38- 7 Set Tool ControlJ30-10 TB3-2 J30-12J30-12 J38A-26 J30-10J30-17 TB5-1 {T3-WHT} FP Set Tool AC PowerJ30-18 TB5-2 {T3-YEL} FP Set Tool AC Power

Page 175: Manual Interfase-CPDC

172 CPD Maintenance Manual

J38 - PSAUX J38- 1 J22-23 {TB3-2, TB3-3, J30-10, P41-1, R1-1(300)} Line Voltage SensJ38- 5 J38A-28 TB2-1 {GND} Line Current GNDJ38- 6 J38A- 1 I MeasJ38- 7 J30- 8 FP Set Tool ControlJ38- 8 P43- 5 5V PU, VE Mode CNTLJ38- 9 J30- 7 FP Line Control J38-10 J38-11 P43- 4 {J38-20, P43-11, GND} GNDJ38-11 J38-10 J38-20 P43-11 {P43- 4,GND} GNDJ38-17 J1- 6 FP Enable - Routing BIT04J38-18 J1- 5 Pulse - FP Set - BIT05J38-19 P43-12 {+5V} +5VJ38-20 P43- 7 J38-11 {J38-10, GND} GNDJ38-24 P43- 9 J3-36 ADC 2 - LVOLT Volt Meter INHIJ38-25 TB2-3 {J1- 3, ACSW+} Safety Line EnableJ38-28 P43-10 J3-37 ADC 1 - LCURR Current Meter INHIJ38-29 P43- 3 +VE/-VE Polarity SwitchJ38-31 J38A-10 {J38A-15) Polarity Control OutJ38-32 J38A- 8 Safety Control OutJ38-35 P43- 2 Power Polarity ManualJ38-37 J1- 4 Power Polarity CNTLJ38-41 P43- 8 {+5V} (+)5v

J38A - PRELAYS J38A- 1 J38- 6 Wiper Polarity - I MeasJ38A- 5 TB3-5 {R2-2(50)} TPS Voltage OutJ38A- 6 J39-24 TPS Voltage - HighJ38A- 8 J38-32 J39-4 Safety ControlJ38A-10 J38A-15 J38-31 Polarity Cntl - Tool PowerJ38A-15 J38A-10 {J38-31} Polarity Cntl - Control PotsJ38A-17 P44-2 NEG Adj.J38A-18 J39-23 Voltage Adjust CntlJ38A-20 J39-5J38A-23 LP3-1 Line Enable LampJ38A-24 12V PS-1 Switch AC NeutralJ38A-25 J39-36 {J39-37, P44-3} TPS Voltage - LowJ38A-26 J30-12 Line TerminationJ38A-27 TB3-1 {J6, J12} Line OutJ38A-28 J38- 5 {GND} Line Shorted GroundJ38A-40 P44-1 POS Adj.

J39 - TPS J39-4 J38A-8 J38-32J39-5 J38A-20J39- 7 TB2-7 TPS Low Voltage ACJ39- 9 TB4-3 {Q1-E} Q1 eJ39-11 TB4-1 {Q2-E} Q2 eJ39-16 TB4-2 {Q2-B} Q2 bJ39-19 TB4-4 {Q1-B} Q1 bJ39-21 TB2-8 TPS Low Voltage ACJ39-23 J38A-18 Voltage Adjust CntlJ39-24 J38A- 6 TPS Voltage - HighJ39-36 J39-37 P44-3 J38A-25 TPS Voltage - LowJ39-37 J39-36 C1 (-) {J38A-25,P44-3, D1-4} TPS Voltage - Low

Page 176: Manual Interfase-CPDC

173 CPD Maintenance Manual

P60 - Power Supplies AC P60-1 TB1-2 AC Power, NeutralP60-2 TB2-1 {GND} GNDP60-3 TB1-1 AC Power, Load

P61 - Power Supplies DC P61-1 J30-19 {+5V} Card bus Pos 5vP61-2 J30-20 {GND} Card bus bar GNDP61-3 J30-21 {-15} Card bus Neg 15vP61-4 J30-22 {+15V} Card bus Pos 15v

P41 - HIGH/LOW Switch P41-1 TB3-3 {R1-1(300)} HI/LOW SwP41-3 TB3-4 {R1-2(300)} HI/LOW Sw

P42 - Control Potentiometers P42- 1 J28-20P42- 2 J28-19P42- 3 ACSW+P42- 4 J38-25P42- 5 J22-35P42- 6 J22-39

P43 - Meters and Polarity Switch P43-1 ---P43- 2 J38-35 Power Polarity ManualP43- 3 J38-29 '+VE/-VE Polarity SwitchP43- 4 J38-10 {J38-11,J38-20, P43-11, GND}P43- 5 J38- 8 (5V PU - VE Mode CNTL)P43- 6 ---P43- 7 J38-20 {GND} V Meter INLOP43- 8 J38-41 {+5v} V Meter V+P43- 9 J38-24 {J3-36} V Meter INHIP43-10 J38-28 {J3-37} C Meter INHIP43-11 J38-11 {J38-10, J38-20, P43- 4, GND} C Meter INLO, GNDP43-12 J38-19 {+5v} C Meter V+

P44 - Volage Adjust P44-1 J38A-40 POS ADJ. P7P44-2 J38A-17 NEG. ADJ. P8P44-3 J39-36 {J39-37, J38A-25} TPS Voltage - Low

P45 - Fuse Inputs P45-1 J17-2 AC Plug LineP45-2 C1 (+) Line Voltage FuseP45-3 TB4-6 {R4-2, Pass Transistors} Line Voltage Fuse

ADC,2 TVOLTADC,1 TCURR

Page 177: Manual Interfase-CPDC

174 CPD Maintenance Manual

J41 - High/Low TerminationJ41-1 SW3-2 SW3-5 {TB3-3, R1-1(300)}J41-2 ----J41-3 SW3-3 SW3-6 {TB3-4, R1-2(300)}

Switch 3 - INPUT HIGH/LOW (Line Termination)SW3-1 ----SW3-2 SW3-5 J41-1SW3-3 SW3-6 J41-3SW3-4 ----SW3-5 SW3-2 J41-1SW3-6 SW3-3 J41-3

J42J42-1 J28-20J42-2 J28-19J42-3 ACSW+J42-4 J38-25J42-5 J22-35J42-6 J22-39

J47 - Speaker JackJ47-1 J42- 6 {J22-39} SPEAKERJ47-2 J42- 5 {J22-35} SPKR GND

J43 - Meters and Polarity Switch J43- 1 ----J43- 2 SW2-5 {J38-35} Power Polarity ManualJ43- 3 SW2-2 {J38-29} '+VE/-VE Polarity SwitchJ43- 4 SW2-3 SW2-4 SW2-6 {J38-10, GND} GNDJ43- 5 SW2-1 {J38- 8} 5V PU - VE Mode CNTLJ43- 6 ----J43- 7 V Meter INLO {J38-20, GND} GNDJ43- 8 V Meter V+ {J38-41, +5V} +5VJ43- 9 V Meter INHI {J38-24, J3-36} ADC,2 - TVOLTJ43-10 C Meter INHI {J38-28, J3-37} ADC,1 - TCURRJ43-11 C Meter INLO {J38-11, GND} GNDJ43-12 C Meter V+ {J38-19, +5V} +5V

SW2 - (-VE)/AUTO/(+VE) Switch SW2-1 J43- 5 {J38- 8} 5V PU - VE Mode CNTLSW2-2 J43- 3 {J38-29} '+VE/-VE Polarity SwitchSW2-3 J43- 4 SW2-4 SW2-6 {J38-10, GND} GNDSW2-4 J43-4 SW2-3 SW2-6 {J38-10, GND}SW2-5 J43- 2 {J38-35} Power Polarity ManualSW2-6 J43-4 SW2-3 SW2-4 {J38-10, GND} GND

Front Panel

Page 178: Manual Interfase-CPDC

175 CPD Maintenance Manual

Voltage MeterINLO J43- 7 {J38-20, GND} GNDINHI J43- 9 {J38-24} ADC,2 - TVOLTV+ J43- 8 {J38-41, +5V} +5V

Current MeterINLO J43-11 {J38-11, GND} GNDINHI J43-10 {J38-28,J3-37} ADC,1, TCURRV+ J43-12 {J38-19, +5V} +5V

J44 - Voltage Adjust J44-1 R1-3 (+VE ADJUST CCW) {J38A-40} POS ADJ.J44-2 R2-3 (''-VE ADJUST CCW) {J38A-17} NEG. ADJ.J44-3 R1-1 {R1-2, R2-1, R2-2} {J39-36} TP High

R1 (+VE Adjust)R1-1 J44-3 R1-2 R2-1 {R2-2} TP HighR1-2 R1-1 {J44-3, R2-1, R2-2} TP HighR1-3 J44-1 {J38A-40} POS ADJ.

R2 (-VE Adjust)R2-1 R2-2 R1-1 {J44-3, R1-2} TP HighR2-2 R2-1 {J44-3, R1-1, R1-2} TP HighR2-3 J44-2 {J38A-17} NEG. ADJ.

J45 - Fuse Inputs J45-1 F1-1 {J17-2} Main Fuse - AC Line LoadJ45-2 F2-1 {C1 (+)} Tool FuseJ45-3 F2-2 {TB4-6, R4-2, Pass Transistors} Tool Fuse

F1 - Main FuseF1-1 J45-1 Main 2.5A - AC Line LoadF1-2 SW4-4 Main 2.5A - AC Line Neutral

F2 - Tool Power FuseF2-1 J45-2 {C1 (+)} Tool Fuse .5AF2-2 J45-3 {TB4-6, R4-2, Pass Transistors} Tool Fuse .5A

Switch 4 - Main Power ON/OFFSW4-1 LP1-1 TB1-2 SW5-2 Switched AC NeutralSW4-2 J17-1 AC Line NeutralSW4-3 LP1-2 TB1-1 SW5-4 LP3-2 Switched AC LoadSW4-4 F1-2 AC Line Load

LP1 - Main Power IndicatorLP1-1 SW4-1 Switched AC NeutralLP1-2 SW4-3 Switched AC Load

Page 179: Manual Interfase-CPDC

176 CPD Maintenance Manual

SW5 - Tool Power SwitchSW5-1 LP2-2 J28-20SW5-2 P42-2 J28-19SW5-3 P42-3 ACSW+SW5-4 P42-4 J38-25

Front FanFront Fan SW4-1 Switched AC NeutralFront Fan SW4-3 Switched AC Load

LP2 - Tool Power IndicatorLP2-1 P42-1LP2-2 SW5-1

LP3 - Line Enable IndicatorLP3-1 J38A-23 Line Enable RelayLP3-2 SW4-3 Switched AC Load

Ground Connections {GND}Chassis thru J17 Mounting ScrewsTB2-1 TB2-2 J17-3J1- 2 J1-11 J3- 7 J3-19 J3-28 J3-29J4-29 J5-11 J5-12 J5-13 J5-14 J5-15J5-16 J5-17 J5-18 J5-19 J7-F J7-GJ8-EJ21-42 J22-20 J23-42 J23-20 J21-20 J22-42J26-42 J25-42 J27-42 J27-20 J25-20 J26-20J30-20 J30-42 J28-20 J29-42 J28-42 J29-20J38- 5 J38-10 J38-11 J38-20 J38-42 J38A-28J38A-20 J38A-42 P42- 3 P42- 8 P43- 4 P43- 7P43-11 P60-2 P61-2

+15 Volt Connections

J21-22 J21-44 J22-22 J22-44 J23-22 J23-44J25-22 J25-44 J26-22 J26-44 J27-22 J27-44J28-22 J28-44 J29-22 J29-44 J30-22 J30-44J38-22 J38-44 J38A-22 J38A-44J8-D P61-4

-15 Volt ConnectionsJ21-21 J21-43 J22-21 J22-43 J23-21 J23-43J25-21 J25-43 J26-21 J26-43 J27-21 J27-43J28-21 J28-43 J29-21 J29-43 J30-21 J30-43J38-21 J38-43P61-3

+5 Volt ConnectionsJ21-19 J21-41 J22-19 J22-41 J23-19 J23-41J25-19 J25-41 J26-19 J26-41 J27-19 J27-41J28-19 J28-41 J29-19 J29-41 J30-19 J30-41J38-19 J38-41P43- 8 P43-12 P61-1

POWER SUPPLY CONNECTIONS

Page 180: Manual Interfase-CPDC

177 CPD Maintenance Manual

Page 181: Manual Interfase-CPDC

178 CPD Maintenance Manual

23 Check-out Check Power Supplies voltages UPGRADE PANEL +15 Volts (TB1-1) -15 Volts (TB1-2) + 5 Volts (TB1-5, 6) GND (TB1-3, 4)

23.1 SBHUB USBDAQ CHECK LIST Turn Interface Panel Power “ON”, and have a CD Warrior Software in CD Drive Connect USB cable from computer to front of panel In Device Manager “Generic USBHUB” should be enable at USB controllers Using USB Device- check each of the three USB outputs on the rear of panel In Device Manager “Human Interface Device” should be enable Connect USB cable from computer to rear of panel – check outputs In Device Manager “Generic USBHUB” should be enable at USB controllers Check that when USB from computer is plugged into front, the rear is no longer in control - disable On computer monitor Device Manager Human Interface Devices Universal Serial Bus Controller – SDS Log FX-DSP is found Generic USB HUB Aladdin USB Key (if the Key is connecting)

Section

23

Page 182: Manual Interfase-CPDC

179 CPD Maintenance Manual

Page 183: Manual Interfase-CPDC

180 CPD Maintenance Manual

Install Simulator Box – Calibrate Line Tension. Check for Depth and Speed responses

23.2 DEPTH CARD Set J2 Right, J3 Right, and J4 Bottom (5Vdc) Monitor TP2 (Up/Down) with scope Depth up, high and low speed (1500 FPM) Depth down, high and low speed (1500 FPM) Line Tension - Monitor Sensors With Tension Simulator, check for approximately -1.0V+/- 0.3V (Low Reference Value) and -5.0V +/- 0.5V (High reference Value). If the DEPTH BOARD is version R7 we expect to see Positive value, check for approximately –1.0V+/- 0.3V (Low Reference Value) and 5.0V +/- 0.5V (High reference Value).

Page 184: Manual Interfase-CPDC

181 CPD Maintenance Manual

Set Low Value/ Log UP

Page 185: Manual Interfase-CPDC

182 CPD Maintenance Manual

Set High Value /Log Down

Page 186: Manual Interfase-CPDC

183 CPD Maintenance Manual

Starts Gamma CCL Service – Do not enable the line. At PMON window go – Options – Show Axis Maximize the window Adjust P1 on DSPAUX board to 0 volts

Page 187: Manual Interfase-CPDC

184 CPD Maintenance Manual

23.3 TPS Adjust P1 for a maximum output of 250V Check for maximum negative output near 250V

23.4 PSAUX Turn voltage down and adjust P1 for zero milliamps on front panel current meter. Enable line and adjust power supply to 100 Volts at line connection. Adjust P2 to set front panel voltage meter to 100V. Place load box on panel and check for 100V at 100 ma (or 150 ma depending on box) Check for current reading at maximum voltage 185ma @ 185v (or 230ma @155v) Calibrate software current and voltage to read correctly Check +VE, and –VE Switch Positions

23.5 ANASW Turn Interface “ON”, and Tool Power Off Load Gamma CCL Service/Action /Power Control/Enable Attach function generator to line-input Apply 1 kHz, 2V peak to peak at ANASW-TP-1 Check 2Vpp @ 1Khz at TP1,TP2, and TP3 Close All

23.6 CCL-R10 CHECKLIST Install CCL-R10 board Check J2 jumper should be center to left Turn Interface “ON” and TOOL POWER OFF Attach function generator to line in Load CCL Service (Collars) Action/Power Control/Enable Apply 2 hz, 1 volt peak to peak signal at ANASW-TP-1 Set CCL slider to maximum edit calibration set Gain =1 and Offset =0 Start a log pass with scales set from –5 to 5 Adjust P1 until peaks are -4 to 4 on the log Check for cut-off frequency of 4 - 5 hz

Page 188: Manual Interfase-CPDC

185 CPD Maintenance Manual

Disable line and connect the generator to Passive CCL input Start a log pass with scales set from –10 to 10 Check the signal should be –9 to 9 on the Log

Close All in acquisition software and Turn Interface Power “OFF”

Page 189: Manual Interfase-CPDC

186 CPD Maintenance Manual

23.7 CBL1D-R5 – CBL02-11- CBL03 Install both CBL boards – CBL1D-R5, CBl02-11, and CBL03 Attach function generator to line Load CBL1-Test service on enable the line Apply 1000 KHz 0.5vpp sine wave to ANASW TP1 Set Panel Controls to Max:

Set SDS TIP as follows: EDIT/DEVICE/CONFIGURATION/SDSTIP

Page 190: Manual Interfase-CPDC

187 CPD Maintenance Manual

Verify The following:

Set the Panel Controls to 125

Verify the following:

Page 191: Manual Interfase-CPDC

188 CPD Maintenance Manual

Set the Panel Controls to 25

Page 192: Manual Interfase-CPDC

189 CPD Maintenance Manual

Verity the following:

Change the input frequency to 2 KHz Set the Panel Controls to Max

Page 193: Manual Interfase-CPDC

190 CPD Maintenance Manual

Verify the following:

Change the input frequency to 500 Hz Verify the following;

Page 194: Manual Interfase-CPDC

191 CPD Maintenance Manual

Change the input frequency to 1 KHz

Set the SDS TIP as follows:

Page 195: Manual Interfase-CPDC

192 CPD Maintenance Manual

Verify the following:

Change the input frequency to 2 KHz Verify the following:

Page 196: Manual Interfase-CPDC

193 CPD Maintenance Manual

SEt the SDS TIP Panel as follows:

Verify the following:

Page 197: Manual Interfase-CPDC

194 CPD Maintenance Manual

Change the input frequency to 200 Hz Verify the following:

Change the input frequency to 15 KHz Set the SDS TIP Panel as follows:

Verify the following:

Page 198: Manual Interfase-CPDC

195 CPD Maintenance Manual

Change the input frequency to 20 KHz

Change the input frequency to 5 KHz

Page 199: Manual Interfase-CPDC

196 CPD Maintenance Manual

Change the input frequency to 15 KHz Set the SDS TIP panel as follows:

Verify the following:

Change the input frequency to 30 KHz Verify the following:

Page 200: Manual Interfase-CPDC

197 CPD Maintenance Manual

Change input frequency to 5 KHz Verify the following:

Change the input Frequency to 1 KHz Set the SDS TIP Panel as follows:

Verify the following:

Page 201: Manual Interfase-CPDC

198 CPD Maintenance Manual

Set the SDS TIP Panel as follows:

Verify the Following:

Page 202: Manual Interfase-CPDC

199 CPD Maintenance Manual

Load SIE1x1 service from simulator box Select service SIE cement Bond 1x1, and Enable the Line Start Simulator

Check travel time- check invert of signals with tool editor Set the panel control and SDS Tool Interface Panel

Page 203: Manual Interfase-CPDC

200 CPD Maintenance Manual

Load CSS_slim from simulator box Check collars, travel time, gamma ray and err count Select service CSSM 1 11/16 RBT Short to medium lines Enable the line Start Simulator Adjust Pulse Monitor PMON Set the panel control and SDS Tool Interface Panel

Page 204: Manual Interfase-CPDC

201 CPD Maintenance Manual

Check for readings on CCL – Travel time –Err count – Gamma ray On - Monitor – Devices – SDSDSP Tell 1 should be about the same as CCL more or less 130 Tell 5, 6, and 7, should maintain same reading more or less 65535 Err – Count should only change after running for a couple of hours Tell 2 should read between 15-23 Tell 3 should read about 115-119 Tell 4 should read about 29 Tell 8 should read about 32767

Page 205: Manual Interfase-CPDC

202 CPD Maintenance Manual

23.8 AUDIO. Audio board for USB Panel should have Replaced R2, R4, R18, R19, for jumpers R5 and R8 should be 20k ohms U10 and U11 jumper pins 1-16 and 8-9 (if U10 and U11 are installed, Set service 12CINIT=21=08,22=00) Adjust P6 so that output of U9 is + 7.5 volts D.C. Adjust P5 so that output of U8 is –7.5 volts D.C. With signal generator connected to “Line in” at 1khz, apply voltage to read 10 volts at pin 5 of the Audio board. Select NOISE LOG and Enable the Line Place scope probe at TP1 and adjust P1 for 2.5 volts peak to peak Ground input (at Line in) and adjust P8 for zero offset at TP4. Check offsets at TP2 and TP3 Applying signal to input (pins 5) adjust signal at TP1 to be 0.500 volts peak-to-peak Place scope at TP2 and adjust P2 for 5 volts peak-to-peak output Adjust input signal at TP2 to 0.500 volts peak-to-peak Place scope probe at TP3 and adjust P3 for 5 volts peak-to-peak output Adjust input signal at TP3 to 0.500 volts p.p. Place scope at TP4 and adjust P4 for 5 volts peak-to-peak output

Page 206: Manual Interfase-CPDC

203 CPD Maintenance Manual

Set the Frequency @ 6000 Hz Apply 1 kHz, 2V peak to peak at ANASW-TP-1 Check 2V peak to peak at TP-3 Connected the speaker to Audio out Increase and decrease the volume with the slider speaker control

Page 207: Manual Interfase-CPDC

204 CPD Maintenance Manual

23.9 APPLIED FREEPOINT Set the Control I2Clnit =21=10

Remove IC1 and Jumper Pin 1 to Pin 16 and Pin 2 to Pin 15 Setup Freepoint tool to run through the shop line Tool Power Switch Must be ON Select Service /Freepoint Applied Select SETUP Set in Raw reading = 10

Page 208: Manual Interfase-CPDC

205 CPD Maintenance Manual

SET TOOL

Page 209: Manual Interfase-CPDC

206 CPD Maintenance Manual

Make sure that the Set Power is reaching the tool After setting the tool Adjust P1 so that the slide bar zeros in the middle SET TOOL

Page 210: Manual Interfase-CPDC

207 CPD Maintenance Manual

Page 211: Manual Interfase-CPDC

208 CPD Maintenance Manual

23.10 TELA Remove the Capacitor C24 , replace for a Jumper, Remove the Jumper on K1. Install the Relay K1 , R3, D3, Q1, C4, and Install the TELA board. Turn Interface “ON” , Power Control Enable and TOOL POWER “OFF” Load TELA-TEST USB UPGRADE PANEL Service, and Enable line Check the Signal in TP7 (IN)

Check the Signal in TP6 (OUT) and @ LINE connector on Rear of the Panel

Page 212: Manual Interfase-CPDC

209 CPD Maintenance Manual

23.11 MTT Select Computalog MTT/Caliper Action/Power Control/Enable Load simulator mttair.sim Select MTT / Caliper service, enable line power and adjust discriminators. Place scope probe at TP2 and adjust P1 to 3.5 Volts Peak to Peak

Page 213: Manual Interfase-CPDC

210 CPD Maintenance Manual

Adjust P3 for 0.0 volt offset at TP4. Monitor the output window for MTT as close to 0 inch and 0 volt on sensor window.

Page 214: Manual Interfase-CPDC

211 CPD Maintenance Manual

Calibrate MTT. Enter 0 inch for low reference point, click sample, begin, and accept buttons to finish the first part of calibration process. Load simulator mtt55.sim , and Start simulator Adjust P2 until 1.85 Volts is read at sensor window or 1.85 inches at sensor window.

Page 215: Manual Interfase-CPDC

212 CPD Maintenance Manual

Calibrate MTT. Enter 1.85 in for high reference point. Click sample, begin, and accept buttons to finish the calibration process

Page 216: Manual Interfase-CPDC

213 CPD Maintenance Manual

. At this point the MTT should read as 1.85 volts on sensor window and 1.85 inches on monitor window

Select simulator and Load simulator mttair.sim At this point the MTT should read as 0 volt on sensor window and 0 inch on monitor window.

Page 217: Manual Interfase-CPDC

214 CPD Maintenance Manual

Page 218: Manual Interfase-CPDC

215 CPD Maintenance Manual