dieu khien logic2

7/31/2019 Dieu Khien Logic2

1/15

10/24/2012

1

Chng IITng hp v phn tch mch

logic tun t

1

Quick introduction

2


2/15

10/24/2012

2

Solution

3

What would it happened ?

4


3/15

10/24/2012

3

TIMERS AND COUNTERS

5

Motor control

6


4/15

10/24/2012

4

Counter explain

7

Instruction list

8


5/15

10/24/2012

5

INFORMATION ONMITSUBISHI REGISTERS

Numeric Designations of registers M100 - 177 general M200 - 277 general M300 - 377 retentive (battery back up) D700 to 777 are data registers.

A register may be thought of a s a bank of elements (called auxiliary relays)which are on or off.

In our case there are 16 in each bank. Each bank starts with a numberending in zero e.g. M160 and ends with a number ending in 5 e.g. M175.

Each element may be addressed and used individu ally and used forflagging operations. These may also be thought of as bits in a binary code.

If a bank is addressed (e.g. M160) then you cannot address individualelements in it but you can use them as inputs.

9

Register examples

10


6/15

10/24/2012

6

Explanations When input X401 is on the bank of auxiliary relays M160 to M175 are

recognised as a register and bit 0 (M160) is set high. Each time input X402is pulsed, the bit is moved along to M161, M162 and so on.

Each individual bit is used to turn on a corresponding output in order toindicate its status. For

example if bit M165 is high, then output Y435 is turned on. Switch on X401 and output 430 should light up. Each time input X402 is pulsed the bit moves along and the next output

light ups. When input X403 is pulsed, the register is reset.

If X401 is off a low is loaded into M160. If a shifting performed, the low (light off) is carried along with each shift. By switching X401 on or off and shifting, it is possible to arrange any

pattern on the register.11

2.1. Khi nim v mch logic tun t2.1.1. nh ngha: Mch logic tun t l mch logic m tn hiura ca mch khng nhng ph thuc vo tn hiu u vo, mcn ph thuc vo th t, thi gian tc ng ca tn hiu vo

2.1.2. Tnh cht C nh C yu t thi gian Cng 1 tn hiu vo, tn hiu ra c th khc nhau (cc trng thi

trong hay trng thi lm vic)

Mch logict hp

Mch nh

t/h vo t/h ra

12


7/15

10/24/2012

7

2.1.3. Phn loi Mch logic tun t ng b: vic chuyn trng thi

trong mch khng nhng ch ph thuc vo tnhiu u vo, trng thi trong trc , m cn ph thuc vo xung ng b

Dng ph bin trong my tnh (mn T s) Mch logic tun t khng ng b: vic chuyn

trng thi trong mch ch ph thuc vo tn hiuu vo, trng thi trong trc

Khng c tn hiu ng b

Thng gp trong cng ngh ca cc my sn xut cngnghip

13

2.2. Biu din mch logic tun t2.2.1. Biu din bng li ni, ch vit m t mt

qu trnh cng nghV d 2.1 : 3 nt n iu khin ng c M

n nt A: ng c quay thun n nt B: ng c quay nghch

n nt C: ng c dng

14


8/15


9/15


10/15

10/24/2012

10

Trnh t thit k ca phng php GRAFCET

19

Lp G I

Lp G II

Xc nh hmiu khin

Xc nh s iu khin

Chn s bthit b

M t chi tit cc trng thi lmvic, ch thch y cc hnhvi lm vic ca cng ngh

L GI nhng m t c thayth bng cc thit b va chn(m ha GI dng bin logic )Chn loi thit b

v cc bin logictng ng

Lp G I

a0 a1A+

A-

m

20

0

1

2

trng thi sang phi

trng thi ban u

Xc nh trng thi ban u

cui hnh trnh

trng thi sang tri

n nt m hoc u hnh trnh

u hnh trnh

V d 2.10


11/15

10/24/2012

11

21

Lp G II

0

1

2

S1=A+

g

a1

S2=A-

m, a0

a0

Xc nh hm iu khin

S0

02

112

21

001

10

200

)(

S S

S aS

S S

S amS

S S S agS

S iu khin r le-tip im

22

S0

g

a0

S1

S2

S2 S1

S0

m

a0 S0 S2

S1

a1 S1

S2

S0


12/15

10/24/2012

12

Examples

23

starts with everything off (retracted). Closing the push buttonswitch PB1 starts the cycle.

Next B g oes on (B+) and then when reaching full stroke itgoes off again (B - )

When B is fully retracted (off) it is switched on again. When B reaches its full stroke for the second time, A is

switched on. When A reaches full stroke both cylinders are switched off

together and retract together.

The cycle stops until PB1 is pushed again. B+ B - B+ A+ (A - B- ) simultaneously,

24


13/15

10/24/2012

13

Cc dng mch c bit Mch phn k HOC

25

i

i+1 i+2

ai+1

i+3

ai+2 ai+3

iii

iii

iii

iiii

S aS

S aS

S aS

S S S S

33

22

11

321

Mch hi t HOC

26

i+4

i+1 i+2

ai+1

i+3

ai+2 ai+3

3322114

4321

iiiiiii

iiii

S aS aS aS

S S S S


14/15

10/24/2012

14

Mch phn k V

27

i

i+1 i+2

ai+1

i+3

ai+2 ai+3

iiiiiii

iiii

S aaaS S S

S S S S

..

..

321321

321

Mch hi t V

28

i+4

i+1 i+2

ai+1

i+3

ai+2 ai+3

3322114

4321

..... iiiiiii

iiii

S aS aS aS

S S S S


15/15

10/24/2012

V d 2.11

29

m

a0

a1

b0 b1

A-A+

B-

B+

A-A+0

1

2

trng thi i xung

trng thi ban u

Xc nh trng thi ban u

cui hnh trnh i xung

trng thi i ln

n nt m hoc u hnh trnh i xung v cui hnh trnh i ngang

u hnh trnh i xung v u hnh trnh i ngang

3 4

u hnh trnh i xung v cui hnh trnh ingang

trng thi sang phi trng thi sang tri

cui hnh trnh i ngang u hnh trnh ingang

30

0

1

2

S1=A+

S0

g

a1

S2=A-

m a0 b0

a0 b0

3 4

a0 b1

S3=B+ S4=B-

b1 b0

m

a0

a1

b0 b1

A-A+

B-

B+

A-A+10

400

S S

S bgS

21

310001 )(

S S

S bS bamS

13

2003

S S S baS

432

112

S S S

S aS

04

2104

S S S baS

dieu khien logic2

Documents