Upload File

design and analysis of charge pump for pll at 90nm cmos technology

  • Home
  • Documents
  • Design And Analysis of Charge Pump for PLL at 90nm CMOS technology

Click here to load reader

prev
next
out of 39
Download Design And Analysis of Charge Pump for PLL at 90nm CMOS technology

Upload: ravi-chandra

Post on 08-Feb-2017

476 views

Category:

Documents


4 download

Report

TRANSCRIPT

DESIGN AND ANALYSIS OF CHARGE PUMP FOR PLL AT 90nm TECHNOLOGY

DESIGN AND ANALYSIS OF CHARGE PUMP FOR PLL AT 90nm CMOS TECHNOLOGY PRESENTED BY : RAVI CHANDRA CDAC MOHALI

OUTLINEIntroductionLiterature SurveyNeed And Significance Of Charge PumpObjectivesDesign and analysis of Charge Pump Results and DiscussionsConclusion And Future ScopeReferences

Introduction of Charge pumpCharge pumpis a kind ofDC to DC converter and high efficiency device.CP usually operate at a high- frequency CP use some form of switching device(s) to control the connection of voltages to the capacitor

Charge pump is used in PLL to translate error UP and DOWN signal into equal sourcing and sinking current

advantages.pptx

Non-ideality in PLL due to Charge Pump bring some challenging problem to the efficient design and implementation

Due to unequal sourcing and sinking currents in charge pump , results in a static phase error in PLL

With reduced power supplies and feature sizes, circuits built in nano-meter scale technologies suffer from an increased susceptibility to performance degradation with process, voltage, and temperature variability.

Objectives Design a modified and optimized charge pump at 90nm technology. Reduce charge sharing in charge pump and their injection in different transistors Use Monte Carlo simulation to analyse the reduction in mismatching behaviour of charge pump. Analyse the variation of current mismatching and output voltage of charge pump on PVT variation.

Methodology of charge pump design and analysisStudy of the basic concept of charge pump and their designing topology

Designing of conventional charge pump

Designing of proposed charge pump.

Analyses of charge pump current matching-mismatching and charging-discharging waveform

Effect of PVT variation on charge pump output voltage

Design and Analysis of Charge pump

Conventional charge pump

The conventional CP has 4 PMOS and 4 NMOS transistor Two MOS transistor work as switching device as ON-OFF others two equalize the charging and discharging current

Schematic design of Conventional charge pump with capacitive load

MOS transistor PM5 and NM5 is remain always in ON state.Transistor PM1 and NM4 ON-OFF according to apply UP and DOWN signal respectively. When switch PM1 is in ON state, charging of load capacitor takes place and NM5 is in ON state, discharging of load capacitor occurs. When both the switch is in OFF state the output hold the pervious value.

Designed Charge Pump

The designed CP consists of current mirror circuit and two low power high gain operational amplifiers.Complementary connection of two operational amplifiers are used to equalize the charging and discharging current of CP to reduce mismatching.current mirror circuit to provide wide output voltage ranges and feedback mechanism which help to equalize charging and discharging current of CP.

11

Designed Charge Pump continue

Difference in charge transfer in CP during charging and discharging has an effect on transient response and their proportional effect on current mismatching. Presence of long channel MOS transistors has a large input capacitance in CP caused decrease in speed of switching and their operation while presence of two complementary high gain & low power amplifier keep the charging and discharging current equal.

Result and DiscussionAll the resultant waveforms and histogram diagrams of the schematic of the CP have been obtained using cadence virtuoso ADE and ADE XL tools. The designed schematics are conventional CP, reference CP and proposed design of CP. All schematics of different CPs have been designed using 90nm CMOS process technology and power supply applied for schematic is in range of 1.0V to 1.2V. The current mismatching through Monte Carlo simulation and output voltage range variation by PVT variation method is analysed and discussed.

Conventional charge pump output voltage

Proposed charge pump output voltage

Conventional charge pump charging

Conventional charge pump discharging

Proposed charge pump charging

Proposed charge pump discharging

Conventional charge pump current matching

Proposed charge pump current matching

Power dissipation conventional charge pump

Power dissipation of proposed charge pump

Comparison between conventional and proposed charge pumpResult & SpecificationConventional CPProposed CPCMOS Technology90nm90nmOperating voltage1V 1V Output swing voltage0.3V- 0.9V0.5V 1VNMOS W/L ratio120/90120/90PMOS W/L ratio340/90340/90Stop time300n second300n secondCurrent matching range0.3V 1.2V0.4 1.35 VCurrent gain KCP0.11A/rad.7.96A/rad.Power Dissipation30W320W

Monte Carlo simulationTo know the behaviour of circuit which is combination of different deviceIts result is used to analyse the tolerance in the circuit due to mismatch errorHere observe the mismatching between device to deviceHere we mainly focus on random variation that is difference between two identical designed closely ideal device.new waveform\montecarlo.png

Conventional charge pump

In Conventional charge pump, Monte Carlo simulation consider PM6 and NM2 transistor .This histogram presented current mismatching at random1 and random14 of cadence virtuoso ADE XL tool. The percentage current mismatching of random1 is better than random14.

new waveform\conventinalmonte1.jpg

Proposed charge pump

In Proposed CP, Monte Carlo simulation consider PM8 and NM9 transistor.This histogram presented current mismatching at random1 and random14 of cadence virtuoso tool. The percentage current mismatching of random1 is better than random14.

new waveform\monte carloa1.jpg

PVT variation PVT variation measures the changes in output with respect of different process corners like tt, ff, ss, fs, sf, different range of voltages (0V, 0.5V, 0.75V, 1V, 1.25V, 1.5V and 1.8V) and temperatures (-40,-20, 0, 20, 40, 60, 80) in oC of CP. It help to find the limitation of circuit at different supply, temperature and corner.new waveform\pvt process.pngnew waveform\convpvt.png

28

PVT Variation on conventional charge pump output voltage

PVT Variation on proposed charge pump output voltage

Example of PVT variation in proposed charge pump

new waveform\PVT

Comparison of different charge pump design with proposed designReferencesTechnologyOutput voltage swingOperating voltageCurrent mismatching percentageDynamic glitchesMaximum power dissipation[3]130nm0.2~11.2V


A 45-nm SOI-CMOS Dual-PLL Processor Clock System for …Ring-PLL LC -PLL 1.0 − 8.5 GHz 8.3 − 11.1 GHz RMS Jitter Mean ± 3 σ 975 ± 85 fs 536 ± 76 fs At 1 MHz Offset −106.6

Clock and Data Recovery PLL Design Considerations in 0.1 um … · 2015-07-29 · Clock and Data Recovery PLL Design Considerations in 0.1 um CMOS Steve Scroggs ([email protected])

Submicron CMOS Components for PLL-based Frequency Synthesis

A 240ps 64b Carry-Lookahead Adder in 90nm CMOS Faezeh Montazeri [email protected] Advanced VLSI Course Presentation University of Tehran December

Diseno de un transconductor CMOS con˜ tecnolog´ıa de 90nm para la realizacion de … · 2019-02-15 · “Diseno de un transconductor CMOS con tecnolog´ıa de 90nm para la˜ realizacion

Pll 4046 Con Cmos

A 100MHz-2GHz 12.5x sub-Nyquist Rate Receiver in 90nm ......A 100MHz-2GHz 12.5x sub-Nyquist Rate Receiver in 90nm CMOS Juhwan Yoo , Stephen Beckery, Matthew Loh , Manuel Monge , Emmanuel

1.0 - 2.0 GHz Wideband PLL CMOS Frequency …iv Abstract 1.0 - 2.0 GHz Wideband PLL CMOS Frequency Synthesizer by Chao W. Huang CMOS mixed-signaldesign has become very popular in today’s

Analysis and Design of a Low-Power Low-Noise CMOS Phase ... · Phase-Locked Loop (PLL). Starting with the PLL basics, this thesis discussed the PLL loop dynamics and behavioral modeling

A Versatile Low--Jitter PLL in 90nm CMOS for SerDes Transmitter … · 2005-11-29 · Inversion-Mode nFET Varactors C-V flatness for supply noise rejection V control V gate inversion

Fujitsu 90nm Technology Introduction

Fully Integrated CMOS Phased-array PLL Transmitters

A 58-63.6GHz Quadrature PLL Frequency … 58-63.6GHz Quadrature PLL Frequency Synthesizer in 65nm CMOS Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chiavipas, Kenichi Okada and Akira

Fujitsu 90nm Technology Introductionicommtech.com/Fujitsu_90nm_Non_NDA.pdfAdvantage of Fujitsu 90nm technology ... Leading-edge Technology EDA tool vendor’s support Fujitsu 90nm

A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio

65nm CMOS Process Technology - Fujitsu · PDF file65nm CMOS Process Technology Paul Kim Senior Manager, ... Support for both Cadence SOCEncounter TMand Synopsys Galaxy ... 90nm, 65nm

Low Power Low Jitter 0.18 CMOS Ring VCO Design with ... · circuit realization with TSMC 0.18μm CMOS ... standard and implemented in a 0.18 µm CMOS process was ... on a PLL allows

Low Voltage Analog to Digital Converter Design in 90nm CMOS

Direct Mounting of Quartz Crystal on a CMOS PLL Chip

65nm CMOS Process Technology · February 7, 2006 2 DesignCon 2006 Leading-edge Technology Fujitsu 65nm New 300mm Fabs – Mie, Japan 300mm Fab No.2 •Process •65nm/90nm CMOS Logic

90nm technology

RF Technology for 5G mmWave Basestations · 10/1/2019  · PLL/VCO. PLL/VCO. Digital. 90˚ ... Low power access point spans CMOS, SiGe BiCMOS ... Supports wide range of beamforming

A 1-V 1-GSs 6-Bit Low-Power Flash ADC in 90nm CMOS

Superconducting Microelectronics for Next-Generation Computing · 2020. 1. 25. · Contrast to 90nm FDSOI CMOS Fabrication Process 90-nm FDSOI CMOS Cross Section Passive Wiring Layers

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi ...delroy.com/PLL_dir/ISSCC2010_13-2_slides.pdf · A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O

UHF FRS CMOS PLL - jkiees.org

A 757Mb/s 1.5mm2 90nm CMOS Soft-Input Soft-Output MIMO

A 90nm CMOS Data Flow Processor Using Fine Grained DVS for Energy Efficient Operation from 0.3V to 1.2V Saad Arrabi, Yousef Shakhsheer, Sudhanshu Khanna,

Direct Mounting of Quartz Crystal on a CMOS PLL Chipchip/UFFC04.pdf · Direct Mounting of Quartz Crystal on a CMOS PLL Chip Hyunsoo Kim*, and Tom Jackson Center for Thin Film Devices

SpiceCut Memory Circuit Reduction for Fast and …...With Other Analog Fast-Spice Layout-extracted PLL based on TSMC 90nm process 10,916 MOSFETs, 48,722 Capacitors, 19,191 Resistors

Novel CMOS RFIC Layout Generation with Concurrent Device ... · larger than 2t[3,4], or 10µm for 90nm CMOS technologies. In addition to the spacing rule, any crossing between microstrip

ABSTRACT LOW PHASE NOISE CMOS PLL FREQUENCY …

ECEN720: High-Speed Links Circuits and Systems Spring 2021 · Lecture 5: Termination, TX Driver, & Multiplexer Circuits. ... Resistor Options (90nm CMOS) Active Termination • Transistors

Reliability simulation in CMOS 90nm design using Eldo Mentor Graphics ® Reliability simulation in CMOS 90nm design using Eldo Chittoor Parthasarathy, Emmanuel Vincent STMicroelectronics

60GHz front-end receiver chain in 90nm CMOS technology