Upload File

xilinx cplds and fpgas lecture l1.1. cplds and fpgas xc9500 cpld spartan ii fpga virtex fpga

  • Home
  • Documents
  • Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA
22
Xilinx CPLDs and FPGAs Lecture L1.1

Post on 22-Dec-2015

335 views

Category:

Documents


5 download

Report

TRANSCRIPT

Page 1: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx CPLDs and FPGAs

Lecture L1.1

Page 2: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 3: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

XC9500 CPLDs

• 5 volt in-system programmable (ISP) CPLDs

• 5 ns pin-to-pin• 36 to 288

macrocells (6400 gates)

• Industry’s best pin-locking architecture

• 10,000 program/erase cycles

• Complete IEEE 1149.1 JTAG capability

FunctionBlock 1

JTAGController

FunctionBlock 2

I/O

FunctionBlock 4

3

Global Tri-

States 2 or 4

FunctionBlock 3

I/O

In-SystemProgramming Controller

FastCONNECTSwitch Matrix

JTAG Port

3

I/O

I/O

Global Set/Reset

Global Clocks

I/OBlocks

1

Page 4: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

XC9500 Function Block

ToFastCONNECT

FromFastCONNECT

2 or 43 GlobalTri-State

GlobalClocks

I/O

I/O

36

Product-Term

Allocator

Macrocell 1

ANDArray

Macrocell 18

Each function block is like a 36V18 !

Page 5: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

XC9500 Product Family

9536

Macrocells

Usable Gates

tPD (ns)

Registers

Max I/O

36 72 108 144 216

800 1600 2400 3200 4800

5 7.5 7.5 7.5 10

36 72 108 144 216

34 72 108 133 166

Packages VQ44PC44 PC44

PC84TQ100PQ100

PC84TQ100PQ100PQ160

PQ100PQ160

288

6400

10

288

192

HQ208BG352

PQ160HQ208BG352

9572 95108 95144 95216 95288

Page 6: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx 95108

• 6 function blocks– Each contains 18 macro cells– Each macro cell behaves like a GAL32V18

• AND-OR array for sum-of-products

• 32 inputs and 18 outputs

Page 7: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Architecture of the Xilinx XC95108 CPLD

Page 8: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Each Xilinx 95108 macrocell contains a D flip-flop

Controlled inverter

Page 9: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Each Xilinx 95108 macrocell contains a D flip-flop

Note asynchronouspreset

x

Note asynchronousreset

y

z

Page 10: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 11: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Block diagram of Xilinx Spartan IIE FPGA

Page 12: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Each Spartan IIE CLB contains two of these CLB slices

Page 13: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx Spartan-II FPGAs

Page 14: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Block RAM

Page 15: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA
Page 16: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Delay-Locked Loop

Page 17: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Phase-Locked Loop

Page 18: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 19: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Virtex FPGAs

For info on Virtex 1000 boards, seehttp://www.zarx.info/

Page 20: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Virtex-II FPGAs

Page 21: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Virtex-II Pro FPGAs

Page 22: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CAFFEINATED FPGAS: FPGA F TRAINING AND INFERENCE OF ......Abstract Caffeinated FPGAs: FPGA Framework for Training and Inference of Convolutional Neural Networks With Reduced Precision

FpgaTage Universelle Anbindung von FPGAs an … · FPGA Manager Universelle Anbindung von FPGAs an Hochsprachen Streaming, made simple

CPLDs and FPGAs - Devi Ahilya Vishwavidyalaya€¦ · Characteristics Describing CPLD or FPGA ... • Row based architecture with single ... • LUT in an FPGA — 2 m × 1 bit memory

256 Low-Cost FPGAs - Altera · Low-Cost FPGAs Subscribe Send Feedback AN-754 ... FPGA Receiving Interface and FPGA Transmitting Interface ... HS-RX and LP-RX Modes Simulation

UNIVERSIDADE PRESBITERIANA MACKENZIE Escola de … · ... principalmente dos CPLDs e FPGAs. Descrição de um Sistema Digital através de dois blocos funcionais: ... implementação

EE365 Adv. Digital Circuit Design Clarkson University Lecture #14 CPLDs & FPGAs

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

Metropolitan Road Traffic Simulation on FPGAs · Metropolitan Road Traffic Simulation on FPGAs ... • Extend the use of FPGAs to control dominated computation. ... FPGA, traffic,

How Does FPGA Work Virtex 5 Power Consumption in FPGAs

Architecture of FPGAs and CPLDs: A Tutorialjayar/pubs/brown/survey.pdf · Architecture of FPGAs and CPLDs: A Tutorial Stephen Brown and Jonathan Rose Department of Electrical and

Intel® Cyclone® 10 GX FPGA Development Kit User Guide...Intel FPGAs, CPLDs, and SoCs. Design software must enable dramatically increased design productivity in order to take advantage

CPLDs at FPGA Densitiesdlm.cypress.com.edgesuite.net/akdlm/old/design_resources/...timing, and ease of use of CPLDs with the high densities and low power of FPGAs. With devices ranging

Graduate course on FPGA design - ISY, Computer … ·  · 2010-02-15Outline Course introduction FPGAs FPGA use cases History of FPGAs and programmable logic The Xilinx CAD ow What

FPGAs e SoCs De monstros à solução no edge - s3-sa-east ...€¦ · Deep Learning vs. Traditional Software. The Monster. FPGAs. FPGAs. FPGAs. The Solution. FPGA Fabric •7 Series

FPGA 2011 Pre-Conference Workshop: The Role of FPGAs in a ...jayar/fpga11/RoseLemieux_Intro_FPGA11.pdf · FPGA 2011 Pre-Conference Workshop: The Role of FPGAs in a Converged Future

subject: VLSI DESIGN - MREC Academicsmrecacademics.com/DepartmentStudyMaterials/20201221... · VLSI Design styles: Full-custom, Standard Cells, Gate-arrays, FPGAs, CPLDs and Design

PALs, CPLDs und FPGAs - sus.ziti.uni-heidelberg.de · Digitale Schaltungstechnik - PALs und FPGAs © P. Fischer, ziti, Uni Heidelberg, Seite 1 PALs, CPLDs und FPGAs

FPGA Architecture. Presentation Overview Available choice for digital designer FPGA – A detailed look Interconnection Framework FPGAs and CPLDs

Digital Design: Principles and Practices Chapter 9 Memory, CPLDs, and FPGAs

Designing with 6.375-Gbps Transceiver-Based FPGAs · Transceiver-Based FPGAsTransceiver-Based FPGAs FPGA vendors have introduced transceiver-based FPGAs −Altera has 4 generations

Build Flexibility into Your Industrial Applications with FPGAs · Terasic Cyclone IV FPGA Industrial Networking Kit Altera MAX 10 FPGA Development Kit FPGAs deliver flexibility to:

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

Architecture of FPGAs and CPLDs

Power Management Reference Guide for Altera FPGAs and CPLDs · Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD) Power Management Reference Guide

Getting Started with Reconfigurable Logic (CPLDs and FPGAs)ahossam/2004/cpld/manual.pdf · 2003-11-29 · Getting Started with Reconfigurable Logic (CPLDs and FPGAs) What is CPLD

FPGAs for Better Beamforming Performance - Abaco · PDF fileTitle: FPGAs for Beamforming - 4DSP White Paper Author: 4DSP LLC Subject: FPGAs for Beamforming Keywords: 4DSP; FPGA; Beamforming;

Logical Representation of FPGAs and FPGA Circuits within

Unit VII SEMICONDUCTOR INTEGRATED CIRCUIT DESIGN Programmable Logic Array (PLA) Programmable Array Logic(PAL) FPGAs CPLDs Standard cells Design

EE365 Adv. Digital Circuit Design Clarkson University Lecture #14 CPLDs & FPGAs

ECE 465 Introduction to CPLDs and FPGAs - UIC …dutt/courses/ece465/lect-notes/CPLD-FPGA... · ECE 465 Introduction to CPLDs and FPGAs Shantanu Dutt ... –Engineers like to write

An overview of FPGAs and FPGA programming; Initial

User-configurable FPGAs for custom - FPGA - COTS · User-configurable FPGAs for custom signal processing FPGA I/O Solutions. Acromag: The I/O Leader Acromag is a customer-driven manufac-

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features

FPGA Components for Integrating FPGAs into Robot Systems

Introduction to CPLD and FPGA Design ESC-306, ESC-326 · 2006. 8. 24. · Programmable Gate Array. As can be seen in Figure 4, CPLDs and FPGAs bridge the gap between PALs and Gate