the impact of variability on the reliability of long on-chip interconnect in the presence of...
TRANSCRIPT
![Page 1: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/1.jpg)
The Impact of Variability on the Reliability of Long on-chip Interconnect in the
Presence of Crosstalk
Basel Halak, Santosh Shedabale, Hiran Ramakrishnan, Alex Yakovlev, Gordon Russell
Newcastle UniversityUK
![Page 2: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/2.jpg)
Outline
Structure and fabrications of Modern Interconnect
Why are two nominally identical wires different ?
Impact of variability on Wire Delay and Crosstalk Glitches
What are the Failure Mechanism in Capacitance-Dominated links ?
Does Variability make things worse ? Conclusions
![Page 3: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/3.jpg)
Interconnect Stack in Modern Technologies
Source : ITRS 2007
![Page 4: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/4.jpg)
1. Start with the previous interlayer dielectric
How to Build Multilayer's Interconnect Structure
![Page 5: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/5.jpg)
2. Add an ‘etch stop' layer
How to Build Multilayer's Interconnect Structure
![Page 6: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/6.jpg)
3. Add a new layer of intra-layer dielectric
How to Build Multilayer's Interconnect Structure
![Page 7: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/7.jpg)
4. Etch spots in the dielectric for wires
How to Build Multilayer's Interconnect Structure
![Page 8: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/8.jpg)
5. Deposit the barrier metal
How to Build Multilayer's Interconnect Structure
![Page 9: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/9.jpg)
6. Deposit the metal
How to Build Multilayer's Interconnect Structure
![Page 10: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/10.jpg)
7. Grind it flat
How to Build Multilayer's Interconnect Structure
![Page 11: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/11.jpg)
8. Add a dielectric cap/via etch stop
How to Build Multilayer's Interconnect Structure
![Page 12: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/12.jpg)
9. Add more inter-layer insulator
How to Build Multilayer's Interconnect Structure
![Page 13: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/13.jpg)
10. Add another etch stop
How to Build Multilayer's Interconnect Structure
![Page 14: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/14.jpg)
11. Cut holes in dielectric for the vias
How to Build Multilayer's Interconnect Structure
![Page 15: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/15.jpg)
12. Cut holes in each stop layer for the vias
How to Build Multilayer's Interconnect Structure
![Page 16: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/16.jpg)
13. Deposit via metal
How to Build Multilayer's Interconnect Structure
![Page 17: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/17.jpg)
Interconnect Stack in Modern Technologies
14. Repeat the process for more layers
![Page 18: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/18.jpg)
Variability Sources Fabrication Process
• Lithography – exact size and shape depend on environment
• Etching – also depends on environment• Thickness of metal depends on CMP environment• Deposition and polishing steps depend on chip
location on the wafer• Alignment between layers can affect vias
Source (An Overview of On-chip Interconnect Variation Lou Scheffer , SLIP 2006 )
Environmental Factors power supply and temperature Other Factors an example of a statistical variation that results in deterministic
uncertainty : CMP etching as function of location on a wafer
![Page 19: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/19.jpg)
Variability Impact on wire electric parameters Normalized wire capacitance
distribution (C)Normalized metal resistance across manufacturing lines (R)
Source: Statistical Analysis and Optimization in the Presence of Gate and Interconnect Delay Variations Chandu Visweswariah ,IBM,SLIP 2006
![Page 20: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/20.jpg)
Motivations
In DSM regime, due to process scaling, the contribution of interconnect delay has become significant
Wire delay and coupling effects play a significant role in determining ultimate performance
not easy to predict which is the worst corner
![Page 21: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/21.jpg)
This work …Identify Interconnect Parametric
Variations
Develop a model for (Dwire ,, GAmplitude)
Statistical Analysis to Compute BER
Identify the Impact of Variability
Compare Different Design Approaches
![Page 22: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/22.jpg)
Wire Model
w s
Gnd
Ground
Gnd
CpCf
Cc Cc
C’f Cf CpCp C’fC’fCf
t
h
Metal 9
Metal 8
![Page 23: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/23.jpg)
Variations
Parameter Nominal Value Variations
Dielectric height (h) 9.40E-07 m 20%
Wire resistivity (ρ) 2.18E-08 Ωm 20%
Wire thickness (t) 8.10E-07 m 20%
Wire Width (w) 5.60E-07 m 20%
Transistor length (Leff) 90 nm 10%
Power Supply (Vdd) 1.2 V 10%
Temperature (temp) 27 oC 12 – 43 oC
![Page 24: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/24.jpg)
Delay Sensitivity to Variability Sources
Un-Buffered Line (L=10mm, K=1)
Uniformly Buffered Line (L=10mm,K=4)
![Page 25: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/25.jpg)
Crosstalk Glitches Sensitivity to Variability Sources
Un-Buffered Line (L=10mm, K=1)
![Page 26: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/26.jpg)
The Impact of Switching Activity
Crosstalk Case Transitions Total Capacitance
1 ↑↑↑, ↓↓↓ Cg
2 ↑↑- ,↓↓-, -↑↑, -↓↓ Cg +Cc
3 -↑- , -↓-, ↓↑↑ , ↑↓↓ , ↑↑↓, ↓↓↑,
Cg +2Cc
4 ↓↑-, -↓↑, -↑↓, ↑↓- Cg +3Cc
5 ↓↑↓, ↑↓↑ Cg +4Cc
![Page 27: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/27.jpg)
Delay Sensitivity to Variability Sources
Un-Buffered Line (L=10mm, K=1)
![Page 28: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/28.jpg)
This work …Identify Interconnect Parametric
Variations
Develop a model for (Dwire ,, GAmplitude)
Statistical Analysis to Compute BER
Identify the Impact of Variability
Compare Different Design Approaches
![Page 29: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/29.jpg)
Failure Mechanism in Capacitive Coupled Links
Timing Failure This undesired effects occurs when the timing of a stage becomes uncertain due to coupling from the switching activity of neighboring stages, which results in a change in the total capacitance of the wire, hence dynamic delay.
Functional Failure which is caused by static noise, induced on a quiet victim net due to switching of neighboring aggressors.
Vin
1 2 k
Rint/k
Cint/k
Rint/k
Cint/kVoutD Q
CCLK
![Page 30: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/30.jpg)
Interconnect States State Transitions Failure Mechanism
D0 ↑↑↑ , ↓↓↓ Timing Failure
D1 0↑↑ , ↑↑0, 0↓↓ , ↓↓0,1↑↑ , ↑↑1, 1↓↓ , ↓↓1
Timing Failure
D2 ↓↑↑,↑↑↓,↓↓↑,↑↓↓,0↑0,0↓0,1↓1,1↑1,1↑0,1↓0,0↑1,0↑1
Timing Failure
D3 1↑↓,0↑↓,↓↑1,↓↑0,1↓↑,0↓↑,↑↓1,↑↓0 Timing Failure
D4 ↓↑↓,↑↓↑ Timing Failure
G0 000,001,010,011,100,101,110,111,↓00,00↓,↓01,10↓,
11↑,↑11,01↑,↑10,↓0↓,↑1↑
None
G1 ↑0↓, ↑1↓,↓0↑,↓1↑ Functional Failure
G2 ↑00,↑01,00↑,10↑,↓11,↓10,01↓,11↓ Functional Failure
G3 ↑0↑,↓1↓ Functional Failure
![Page 31: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/31.jpg)
BER Analysis
PE =-0.5- Q
PE = (Dwire >Tclk - Tsetup)
Timing Failure:
μθ = μD + μTsetup – μTclk
σ2θ = σ2
D + σ2Tsetup +σ2
Tclk
![Page 32: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/32.jpg)
BER Analysis
X
X
PE =-0.5- Q
PE = Pr (Amp > Vth)
μ χ = μAmp – μVth
σ 2χ = σ 2
Amp +σ2 Vth
Functional Failure:
![Page 33: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/33.jpg)
BER Analysis
ii OP 9
1BER =
P: is the Error Rate in each state
O: is the probability of Occurrence of each state
![Page 34: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/34.jpg)
This work …Identify Interconnect Parametric
Variations
Develop a model for (Dwire ,, GAmplitude)
Statistical Analysis to Compute BER
Identify the Impact of Variability
Compare Different Design Approaches
![Page 35: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/35.jpg)
Variability: Good or Bad ?
![Page 36: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/36.jpg)
How to combat variability ?
![Page 37: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/37.jpg)
How to combat variability ?
![Page 38: The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,](https://reader037.vdocuments.site/reader037/viewer/2022110322/56649d0c5503460f949dff5d/html5/thumbnails/38.jpg)
Conclusions Novel bit error rate estimation method Mathematical expressions - quick tool
to compare different design approaches.
BER model developed for self-timed interconnect links
Future directions - quantifying the variability impact on other system metrics