slps448d –july 2013–revised may 2015 csd13381f4 12 v … · 2020. 12. 16. · slps448d –july...
TRANSCRIPT
D
G S
0.60 mm
1.00 m
m
0.35 m
m
Product
Folder
Sample &Buy
Technical
Documents
Tools &
Software
Support &Community
CSD13381F4SLPS448D –JULY 2013–REVISED MAY 2015
CSD13381F4 12 V N-Channel FemtoFET™ MOSFET1 Features
Product Summary1• Low On-Resistance
TA = 25°C TYPICAL VALUE UNIT• Low Qg and Qgd VDS Drain-to-Source Voltage 12 V• Low Threshold Voltage Qg Gate Charge Total (4.5 V) 1060 pC
Qgd Gate Charge Gate-to-Drain 140 pC• Ultra-Small Footprint (0402 Case Size)VGS = 1.8 V 310 mΩ– 1.0 mm × 0.6 mm
RDS(on) Drain-to-Source On-Resistance VGS = 2.5 V 170 mΩ• Ultra-Low ProfileVGS = 4.5 V 140 mΩ– 0.35 mm Height
VGS(th) Threshold Voltage 0.85 V• Integrated ESD Protection Diode
– Rated >4 kV HBM .Ordering Information(1)– Rated >2 kV CDM
Device Qty Media Package Ship• Lead and Halogen FreeCSD13381F4 3000 7-Inch Femto (0402) 1.0 mm x Tape and• RoHS Compliant Reel 0.6 mm SMD Lead Less ReelCSD13381F4T 250
(1) For all available packages, see the orderable addendum at2 Applicationsthe end of the data sheet.
• Optimized for Load Switch ApplicationsAbsolute Maximum Ratings• Optimized for General Purpose Switching
TA = 25°C unless otherwise stated VALUE UNITApplicationsVDS Drain-to-Source Voltage 12 V• Single-Cell Battery ApplicationsVGS Gate-to-Source Voltage 8 V• Handheld and Mobile ApplicationsID Continuous Drain Current, TA = 25°C(1) 2.1 A
IDM Pulsed Drain Current, TA = 25°C(2) 7 A3 DescriptionContinuous Gate Clamp Current 35This 140 mΩ, 12 V N-channel FemtoFET™ MOSFET IG mAPulsed Gate Clamp Current(2) 350technology is designed and optimized to minimize the
PD Power Dissipation(1) 500 mWfootprint in many handheld and mobile applications.Human Body Model (HBM) 4 kVThis technology is capable of replacing standard ESD
Rating Charged Device Model (CDM) 2 kVsmall signal MOSFETs while providing at least a 60%reduction in footprint size. TJ, Operating Junction and –55 to 150 °CTstg Storage Temperature Range. Avalanche Energy, single pulse ID = 7.4 A,EAS 2.7 mJL = 0.1 mH, RG = 25 Ω
Typical Part Dimensions(1) Typical RθJA = 90°C/W on 1 inch2 (6.45 cm2), 2 oz. (0.071
mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.(2) Pulse duration ≤300 μs, duty cycle ≤2%
Top View
.
.
.
.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,intellectual property matters and other important disclaimers. PRODUCTION DATA.
CSD13381F4SLPS448D –JULY 2013–REVISED MAY 2015 www.ti.com
Table of Contents6.1 Trademarks ............................................................... 71 Features .................................................................. 16.2 Electrostatic Discharge Caution................................ 72 Applications ........................................................... 16.3 Glossary .................................................................... 73 Description ............................................................. 1
7 Mechanical Data..................................................... 84 Revision History..................................................... 27.1 Mechanical Dimensions ............................................ 85 Specifications......................................................... 37.2 Recommended Minimum PCB Layout...................... 95.1 Electrical Characteristics........................................... 37.3 Recommended Stencil Pattern ................................. 95.2 Thermal Information .................................................. 37.4 CSD13381F4 Embossed Carrier Tape5.3 Typical MOSFET Characteristics.............................. 4 Dimensions .............................................................. 10
6 Device and Documentation Support.................... 7
4 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (September 2014) to Revision D Page
• Corrected typo for IGSS Test Condition .................................................................................................................................. 3
Changes from Revision B (February 2014) to Revision C Page
• Corrected timing VDS to read 6 V ........................................................................................................................................... 3
Changes from Revision A (November 2013) to Revision B Page
• Added IG parameter ................................................................................................................................................................ 1• Lowered IDSS limit.................................................................................................................................................................... 3• Lowered IGSS limit ................................................................................................................................................................... 3
Changes from Original (July 2013) to Revision A Page
• Updated device ordering information...................................................................................................................................... 1• Changed test voltage conditions ............................................................................................................................................ 3• Changed Figure 4 Gate Charge graph................................................................................................................................... 5
2 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: CSD13381F4
CSD13381F4www.ti.com SLPS448D –JULY 2013–REVISED MAY 2015
5 Specifications
5.1 Electrical Characteristics(TA = 25°C unless otherwise stated)
PARAMETER TEST CONDITIONS MIN TYP MAX UNITSTATIC CHARACTERISTICSBVDSS Drain-to-Source Voltage VGS = 0 V, IDS = 250 μA 12 VIDSS Drain-to-Source Leakage Current VGS = 0 V, VDS = 9.6 V 100 nAIGSS Gate-to-Source Leakage Current VDS = 0 V, VGS = 8 V 50 nAVGS(th) Gate-to-Source Threshold Voltage VDS = VGS, IDS = 250 μA 0.65 0.85 1.10 V
VGS = 1.8 V, IDS =0.5 A 310 400 mΩDrain-to-SourceRDS(on) VGS = 2.5 V, IDS =0.5 A 170 225 mΩOn-Resistance
VGS = 4.5 V, IDS = 0.5 A 140 180 mΩgƒs Transconductance VDS = 6 V, IDS = 0.5 A 3.2 SDYNAMIC CHARACTERISTICSCiss Input Capacitance 155 200 pF
VGS = 0 V, VDS = 6 V,Coss Output Capacitance 47 62 pFƒ = 1 MHzCrss Reverse Transfer Capacitance 2.5 3.3 pFRG Series Gate Resistance 23 ΩQg Gate Charge Total (4.5 V) 1060 1400 pCQgd Gate Charge Gate-to-Drain 140 pC
VDS = 6 V, IDS = 0.5 AQgs Gate Charge Gate-to-Source 230 pCQg(th) Gate Charge at Vth 155 pCQoss Output Charge VDS = 6 V, VGS = 0 V 1120 pCtd(on) Turn On Delay Time 3.7 nstr Rise Time 1.5 nsVDS = 6 V, VGS = 4.5 V,
IDS = 0.5 A, RG = 2 Ωtd(off) Turn Off Delay Time 11.0 nstƒ Fall Time 3.8 nsDIODE CHARACTERISTICSVSD Diode Forward Voltage ISD = 0.5 A, VGS = 0 V 0.73 0.9 VQrr Reverse Recovery Charge 1550 pC
VDS= 6 V, IF = 0.5 A, di/dt = 300 A/μstrr Reverse Recovery Time 6 ns
5.2 Thermal Information(TA = 25°C unless otherwise stated)
THERMAL METRIC TYPICAL VALUES UNITJunction-to-Ambient Thermal Resistance (1) 90
RθJA °C/WJunction-to-Ambient Thermal Resistance (2) 250
(1) Device mounted on FR4 material with 1 inch2 (6.45 cm2), 2 oz. (0.071 mm thick) Cu.(2) Device mounted on FR4 material with minimum Cu mounting area.
Copyright © 2013–2015, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: CSD13381F4
0
1
2
3
4
5
6
7
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1VDS - Drain-to-Source Voltage (V)
I DS -
Dra
in-t
o-S
ourc
e C
urre
nt (
A)
VGS =4.5VVGS =2.5V
VGS =1.8V
G001
0
0.5
1
1.5
2
2.5
3
0 0.4 0.8 1.2 1.6 2 2.4VGS - Gate-to-Source Voltage (V)
I DS -
Dra
in-t
o-S
ourc
e C
urre
nt (
A)
TC = 125°CTC = 25°CTC = −55°C
VDS = 5V
G001
CSD13381F4SLPS448D –JULY 2013–REVISED MAY 2015 www.ti.com
5.3 Typical MOSFET Characteristics(TA = 25°C unless otherwise stated)
Figure 1. Transient Thermal Impedance
Figure 2. Saturation Characteristics Figure 3. Transfer Characteristics
4 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: CSD13381F4
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
−75 −25 25 75 125 175TC - Case Temperature (ºC)
Nor
mal
ized
On-
Sta
te R
esis
tanc
e
VGS = 1.8VVGS = 4.5V
ID =0.5A
G001
0.0001
0.001
0.01
0.1
1
10
0 0.2 0.4 0.6 0.8 1VSD − Source-to-Drain Voltage (V)
I SD −
Sou
rce-
to-D
rain
Cur
rent
(A
) TC = 25°CTC = 125°C
G001
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
−75 −25 25 75 125 175TC - Case Temperature (ºC)
VG
S(th
) - T
hres
hold
Vol
tage
(V
)
ID = 250uA
G001
100
120
140
160
180
200
220
240
260
280
300
0 1 2 3 4 5 6 7 8VGS - Gate-to- Source Voltage (V)
RD
S(o
n) -
On-
Sta
te R
esis
tanc
e (m
Ω) TC = 25°C Id = 0.5ATC = 125ºC Id = 0.5A
G001
0
1
2
3
4
5
6
7
8
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8Qg - Gate Charge (nC)
VG
S -
Gat
e-to
-Sou
rce
Vol
tage
(V
) ID = 0.5AVDS = 6V
G001
1
10
100
1000
0 2 4 6 8 10 12VDS - Drain-to-Source Voltage (V)
C −
Cap
acita
nce
(pF
)
Ciss = Cgd + CgsCoss = Cds + CgdCrss = Cgd
G001
CSD13381F4www.ti.com SLPS448D –JULY 2013–REVISED MAY 2015
Typical MOSFET Characteristics (continued)(TA = 25°C unless otherwise stated)
Figure 4. Gate Charge Figure 5. Capacitance
Figure 6. Threshold Voltage vs Temperature Figure 7. On-State Resistance vs Gate-to-Source Voltage
Figure 8. Normalized On-State Resistance vs Temperature Figure 9. Typical Diode Forward Voltage
Copyright © 2013–2015, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: CSD13381F4
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
−50 −25 0 25 50 75 100 125 150 175TA - AmbientTemperature (ºC)
I DS -
Dra
in-
to-
Sou
rce
Cur
rent
(A
)
Typical RthetaJA =90ºC/W(max Cu)
G001
0.01
0.1
1
10
100
0.01 0.1 1 10 50VDS - Drain-to-Source Voltage (V)
I DS -
Dra
in-t
o-S
ourc
e C
urre
nt (
A) 1ms
10ms100ms1s
DC
Single PulseTypical RthetaJA =250ºC/W(min Cu)
G001
0.1
1
10
100
0.001 0.01 0.1 1TAV - Time in Avalanche (mS)
I AV -
Pea
k A
vala
nche
Cur
rent
(A
) TC = 25ºCTC = 125ºC
G001
CSD13381F4SLPS448D –JULY 2013–REVISED MAY 2015 www.ti.com
Typical MOSFET Characteristics (continued)(TA = 25°C unless otherwise stated)
Figure 10. Maximum Safe Operating Area (SOA) Figure 11. Single Pulse Unclamped Inductive Switching
Figure 12. Maximum Drain Current vs Temperature
6 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: CSD13381F4
CSD13381F4www.ti.com SLPS448D –JULY 2013–REVISED MAY 2015
6 Device and Documentation Support
6.1 TrademarksFemtoFET is a trademark of Texas Instruments.All other trademarks are the property of their respective owners.
6.2 Electrostatic Discharge CautionThese devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foamduring storage or handling to prevent electrostatic damage to the MOS gates.
6.3 GlossarySLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
Copyright © 2013–2015, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: CSD13381F4
CSD13381F4SLPS448D –JULY 2013–REVISED MAY 2015 www.ti.com
7 Mechanical DataThe following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and revision ofthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.
7.1 Mechanical Dimensions
(1) All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).(2) This drawing is subject to change without notice.(3) This package is a PB-free solder land design.
8 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: CSD13381F4
CSD13381F4www.ti.com SLPS448D –JULY 2013–REVISED MAY 2015
7.2 Recommended Minimum PCB Layout
(1) All dimensions are in millimeters.
7.3 Recommended Stencil Pattern
(1) All dimensions are in millimeters.
Copyright © 2013–2015, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: CSD13381F4
CSD13381F4SLPS448D –JULY 2013–REVISED MAY 2015 www.ti.com
7.4 CSD13381F4 Embossed Carrier Tape Dimensions
(1) Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocketholes.
10 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: CSD13381F4
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status(1)
Package Type PackageDrawing
Pins PackageQty
Eco Plan(2)
Lead finish/Ball material
(6)
MSL Peak Temp(3)
Op Temp (°C) Device Marking(4/5)
Samples
CSD13381F4 ACTIVE PICOSTAR YJC 3 3000 RoHS & Green Call TI Level-1-260C-UNLIM -55 to 150 DQ
CSD13381F4T ACTIVE PICOSTAR YJC 3 250 RoHS & Green Call TI Level-1-260C-UNLIM -55 to 150 DQ
(1) The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.PREVIEW: Device has been announced but is not in production. Samples may or may not be available.OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substancedo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI mayreference these types of products as "Pb-Free".RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide basedflame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuationof the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to twolines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on informationprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken andcontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device PackageType
PackageDrawing
Pins SPQ ReelDiameter
(mm)
ReelWidth
W1 (mm)
A0(mm)
B0(mm)
K0(mm)
P1(mm)
W(mm)
Pin1Quadrant
CSD13381F4 PICOST AR
YJC 3 3000 180.0 8.4 0.7 1.1 0.46 4.0 8.0 Q2
CSD13381F4 PICOST AR
YJC 3 3000 178.0 8.4 0.7 1.1 0.46 4.0 8.0 Q2
CSD13381F4T PICOST AR
YJC 3 250 180.0 8.4 0.7 1.1 0.46 4.0 8.0 Q2
CSD13381F4T PICOST AR
YJC 3 250 178.0 8.4 0.7 1.1 0.46 4.0 8.0 Q2
PACKAGE MATERIALS INFORMATION
www.ti.com 29-Mar-2021
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CSD13381F4 PICOSTAR YJC 3 3000 182.0 182.0 20.0
CSD13381F4 PICOSTAR YJC 3 3000 220.0 220.0 35.0
CSD13381F4T PICOSTAR YJC 3 250 182.0 182.0 20.0
CSD13381F4T PICOSTAR YJC 3 250 220.0 220.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 29-Mar-2021
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMERTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCEDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANYIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRDPARTY INTELLECTUAL PROPERTY RIGHTS.These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriateTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicablestandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants youpermission to use these resources only for development of an application that uses the TI products described in the resource. Otherreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third partyintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,costs, losses, and liabilities arising out of your use of these resources.TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available eitheron ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’sapplicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2021, Texas Instruments Incorporated