Upload File

lte implementation using xilinx fpga

50
IMPLEMENTATION USING FPGA Supervised by Dr. Abdelfatah Saad Eng. Abdelrhman Ahmed 2016-2017 Higher Institute of Engineering and Technology - Arish _____________________________________________

Upload: mohamed-elghareb

Post on 22-Jan-2018

471 views

Category:

Technology


12 download

Report

TRANSCRIPT

Page 1: LTE implementation using XILINX FPGA

IMPLEMENTATION USING

FPGA

Supervised by Dr. Abdelfatah Saad

Eng. Abdelrhman Ahmed

2016-2017

Higher Institute of Engineering

and Technology - Arish_____________________________________________

Page 2: LTE implementation using XILINX FPGA

IMPLEMENTATION USING

XILINX FPGA

Mohamed Abd-ElSalam

Moataz Eldsoky

usama elsied

Ayman SalamaAhmed Elmalah

Amr Mamdouh

Mohamed Risk

Alaa Abd-Elfatah

Rania Sabry

Maison Samir

Page 3: LTE implementation using XILINX FPGA

IMPLEMENTATION USING

XILINX FPGA

BLOCKName

CRC + SegmentationAmr mamdouh – Mohamed Risk –

Ahmed Elmalah

Turbo coder

Rate Matching

Mohamed Abdel Salam

Moataz Eldsoky

Scrambling Amr mamdouh – Mohamed Risk –

Ahmed Elmalah

Digital Modulation

MIMO

Alaa Abdelfatah – Maison Samir –

Rania Sabry

OFDMOsama Elsaid – Ayman Salama

Page 4: LTE implementation using XILINX FPGA

IMPLEMENTATION USING FPGA

Page 5: LTE implementation using XILINX FPGA
Page 6: LTE implementation using XILINX FPGA

Long Term Evolution

Page 7: LTE implementation using XILINX FPGA

Long Term Evolution

LTE is a standard by 3GPP (3rd Generation Partnership Project )

Page 8: LTE implementation using XILINX FPGA

Long Term Evolution

LTE is a standard by 3GPP (3rd Generation Partnership Project )

2008

Page 9: LTE implementation using XILINX FPGA
Page 10: LTE implementation using XILINX FPGA

0

200000000

400000000

600000000

800000000

1E+09

1.2E+09

3G LTE LTE Advanced

Max Data Rate of each Generation

42 Mbps 100 Mbps 100Gbps

Page 11: LTE implementation using XILINX FPGA

Why more Data rates ?

Page 12: LTE implementation using XILINX FPGA

Why more Data rates ?

More Application

Page 13: LTE implementation using XILINX FPGA

Why more Data rates ?

More Application

More users

Page 14: LTE implementation using XILINX FPGA

More Application

More users

Better performance

Why more Data rates ?

Page 15: LTE implementation using XILINX FPGA

More Application

More users

Better performance

High BW Efficiency

Why more Data rates ?

Page 16: LTE implementation using XILINX FPGA

Physical Layer of LTE

OFDM

MIMO

Modulation

Scrambling

Rate Matching

Turbo

CRC and Segmentation

Page 17: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Page 18: LTE implementation using XILINX FPGA

Physical Layer of LTE

SAMPLING

Page 19: LTE implementation using XILINX FPGA

Physical Layer of LTE

QUANTIZATION

Page 20: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Page 21: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Try to reduce errors

Page 22: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Try to reduce errors

Check for errors

Page 23: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Try to reduce errors

Check for errors

Improve BW utilization

Page 24: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Try to reduce errors

Check for errors

Improve BW utilization

Increase Data Rate

Page 25: LTE implementation using XILINX FPGA

Physical Layer of LTE

What is the purpose of the physical Layer ?

Try to reduce errors

Check for errors

Improve BW utilization

Increase Data Rate

Prepare for transmission

Page 26: LTE implementation using XILINX FPGA

Physical Layer of LTE

Page 27: LTE implementation using XILINX FPGA

Physical Layer of LTE

OFDM

MIMO

Modulation

Scrambling

Rate Matching

Turbo

CRC and Segmentation

TRANSMITTER

Page 28: LTE implementation using XILINX FPGA

Physical Layer of LTE

OFDM

MIMO

Modulation

Scrambling

Rate Matching

Turbo

CRC and Segmentation CRC and Segmentation

MIMO

Modulation

Scrambling

Rate Matching

Turbo

OFDM

TRANSMITTER RECEIVER

Page 29: LTE implementation using XILINX FPGA

HOW DO WE TRANSMIT ?

LTE phy Tx

Digital

Page 30: LTE implementation using XILINX FPGA

HOW DO WE TRANSMIT ?

LTE phy Tx

Digital

Analog

Front End

Page 31: LTE implementation using XILINX FPGA

HOW DO WE TRANSMIT ?

LTE phy Tx

Digital

Analog

Front End

Page 32: LTE implementation using XILINX FPGA

HOW DO WE TRANSMIT ?

LTE phy Tx

Digital

Analog

Front End

Page 33: LTE implementation using XILINX FPGA

HOW DO WE TRANSMIT ?

LTE phy Tx

Digital

Analog

Front End

Analog

Front End

Page 34: LTE implementation using XILINX FPGA

HOW DO WE TRANSMIT ?

LTE phy Tx

Digital

Analog

Front End

Analog

Front EndLTE phy Rx

Digital

Page 35: LTE implementation using XILINX FPGA

IMPLEMENTATION USING FPGA

Communication or electronics ?

Page 36: LTE implementation using XILINX FPGA

IMPLEMENTATION USING FPGA

Communication or electronics ?

Both, Communication and electronics

Page 37: LTE implementation using XILINX FPGA

Purpose

IMPLEMENTATION USING FPGA

Page 38: LTE implementation using XILINX FPGA

Purpose

Implementation of LTE on FPGA using VHDL

IMPLEMENTATION USING FPGA

Page 39: LTE implementation using XILINX FPGA
Page 40: LTE implementation using XILINX FPGA
Page 41: LTE implementation using XILINX FPGA

Down-link

Page 42: LTE implementation using XILINX FPGA

Down-link

Page 43: LTE implementation using XILINX FPGA

Down-link

Up-link

Page 44: LTE implementation using XILINX FPGA

Applications

Page 45: LTE implementation using XILINX FPGA
Page 46: LTE implementation using XILINX FPGA
Page 47: LTE implementation using XILINX FPGA
Page 48: LTE implementation using XILINX FPGA
Page 49: LTE implementation using XILINX FPGA

FPGAField-Programmable Gate Array

Page 50: LTE implementation using XILINX FPGA

FPGAField-Programmable Gate Array

Logic Block

Input - output Interconnection

Switch Box

Connect Block


Spartan-6 FPGA Configuration - Qi hardwaredownloads.qi-hardware.com/hardware/.../fpga/xilinx/... · Spartan-6 FPGA Configuration User Guide UG380 (v1.0) June 24, 2009 Xilinx is disclosing

Xilinx/Exemplar Logic FPGA Synthesis Solution. LeonardoSpectrum Powerful Integrated Modular ASIC & FPGA

Lecture 10 Xilinx FPGA Memories Part 1

Tutorial: Introduction to FPGA design with Xilinx ISE 13 ...faculty.kfupm.edu.sa/ee/msharawi/Tutorial_ISE13_full.pdf · Tutorial: Introduction to FPGA design with ... Xilinx PicoBlaze

FPGA Technology Xilinx

Today's FPGA Ecosystem - Neeraj Varma, Xilinx

Availability Analysis of Xilinx FPGA on Orbit

Virtex-5 FPGA System Monitor - Xilinx

FPGA Broadcast Mezzanine Card - Xilinx · FPGA Broadcast Mezzanine Card User ... † An expansion FMC connector allows expansion FMC mezzanine cards ... a Spartan-3A FPGA and a Xilinx®

FPGA Design Flow Xilinx ISim

ECE 448 – FPGA and ASIC Design with VHDL Lecture 11 Xilinx FPGA Memories

Advanced Xilinx Fpga Design With Ise

Xilinx UG190 Virtex-5 FPGA User Guide

Fpga xilinx virtex ii pro

Xilinx FPGA FIFO master Programming Guide - ftdichip.com Xilinx FPGA... · This document explains how to program a Xilinx FPGA(Spartan-6 FPGA SP601 Evaluation Kit and Virtex-6 LX240T

SPARTAN-6 FPGA SP601 EVALUATION KIT - Xilinx

Xilinx FPGA Design Flow

Single-source SYCL C++ on Xilinx FPGA - Khronos GroupSingle-source SYCL C++ on Xilinx FPGA Xilinx Research Labs Khronos booth @SC17 2017/11/12—19

The Xilinx Virtex Series FPGA - University of …homepages.cae.wisc.edu/~ece554/website/Lectures/Xilinx...The Xilinx Virtex Series FPGA 1 1/19/2003 ECE 554 1 The Xilinx Virtex Series

FPGA Design Techniques I - California State University ... Techniques.pdf · Outline • Hierarchical Design • Overview of Xilinx FPGA Architecture • Synchronous Design for Xilinx

DSP Xilinx FPGA DSP48A1

Advance hdl design training on xilinx fpga

Xilinx FPGA FIFO master Programming Guide - FTDI Xilinx FPGA … · GuideAN_376 Xilinx FPGA FIFO master Programming Version 1.0 Document Reference No.: FT_001193 Clearance No.: FTDI#462

Xilinx fpga cores

FPGA Design Flow Xilinx

8- Xilinx FPGA

Xilinx FPGA Performance - Pentek

rcciit.orgPIC18F6722 Development Kit, Xilinx Atlys Spartan-6 FPGA kit, Xilinx Genesys Virtex-5 FPGA Development Kit, and Xilinx ZYNQ- 7000 SOC Video & Imaging Kit, including all requisite

Basys 3™ FPGA Board Reference Manual - stepfpga.com · Field Programmable Gate Array (FPGA) from Xilinx®. With its high-capacity FPGA (Xilinx part number XC7A35T-1CPG236C), low

Xilinx Virtex-6 and Spartan-6 FPGA Families - Hot … · Peter Alfke, Xilinx, Inc Xilinx Virtex-6 and Spartan-6 FPGA Families Hot Chips 21, August 2009

Giga bit Ethernet TCP/IP solution for Xilinx FPGA · Xilinx Tri-ModeEMACsupported Giga bit Ethernet TCP/IP solution for Xilinx FPGA Features Gigabit Ethernet full bandwidth (1.0Gbps)

Xilinx Large FPGA Methodology Guide · The Xilinx® Large FPGA Methodology Guide ... † System level planning ... † Super Long Line (SLL) Routes

A Xilinx FPGA-k

Archived: LabVIEW Communications LTE Application Framework ... · named LTE FPGA USRP RIO 40 MHz BW eNodeB.gvi, LTE FPGA USRP RIO 120 MHz BW eNodeB.gvi or LTE FPGA USRP RIO 160 MHz

Spartan-6 FPGA Memory Controller - Xilinx