lg lcd 32lw470s chassis ld12p
TRANSCRIPT
LED LCD TVSERVICE MANUAL
CAUTIONBEFORE SERVICING THE CHASSIS,READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
CHASSIS : LD12P
MODEL : 32LW470S 32LW470S-ZB
North/Latin America http://aic.lgservice.comEurope/Africa http://eic.lgservice.comAsia/Oceania http://biz.lgservice.com
Internal Use Only
Printed in KoreaP/NO : MFL67002344 (1107-REV00)
- 2 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
CONTENTS
CONTENTS .............................................................................................. 2
PRODUCT SAFETY ................................................................................. 3
SPECIFICATION ....................................................................................... 4
ADJUSTMENT INSTRUCTION .............................................................. 10
BLOCK DIAGRAM.................................................................................. 17
EXPLODED VIEW .................................................................................. 18
SCHEMATIC CIRCUIT DIAGRAM ..............................................................
- 3 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
SAFETY PRECAUTIONS
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in theSchematic Diagram and Exploded View.It is essential that these special safety parts should be replaced with the same components as recommended in this manual to preventShock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
General Guidance
An isolation Transformer should always be used during theservicing of a receiver whose chassis is not isolated from the ACpower line. Use a transformer of adequate power rating as thisprotects the technician from accidents resulting in personal injuryfrom electrical shocks.
It will also protect the receiver and it's components from beingdamaged by accidental shorts of the circuitry that may beinadvertently introduced during the service operation.
If any fuse (or Fusible Resistor) in this TV receiver is blown,replace it with the specified.
When replacing a high wattage resistor (Oxide Metal Film Resistor,over 1 W), keep the resistor 10 mm away from PCB.
Keep wires away from high voltage or high temperature parts.
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposedmetallic parts of the cabinet, such as antennas, terminals, etc., tobe sure the set is safe to operate without damage of electricalshock.
Leakage Current Cold Check(Antenna Cold Check)With the instrument AC plug removed from AC source, connect anelectrical jumper across the two AC plug prongs. Place the ACswitch in the on position, connect one lead of ohm-meter to the ACplug prongs tied together and touch other ohm-meter lead in turn toeach exposed metallic parts such as antenna terminals, phonejacks, etc. If the exposed metallic part has a return path to the chassis, themeasured resistance should be between 1 MΩ and 5.2 MΩ. When the exposed metal has no return path to the chassis thereading must be infinite.An other abnormality exists that must be corrected before thereceiver is returned to the customer.
Leakage Current Hot Check (See below Figure) Plug the AC cord directly into the AC outlet.
Do not use a line Isolation Transformer during this check.Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitorbetween a known good earth ground (Water Pipe, Conduit, etc.)and the exposed metallic parts.Measure the AC voltage across the resistor using AC voltmeterwith 1000 ohms/volt or more sensitivity.Reverse plug the AC cord into the AC outlet and repeat AC voltagemeasurements for each exposed metallic part. Any voltagemeasured must not exceed 0.75 volt RMS which is corresponds to0.5 mA.In case any measurement is out of the limits specified, there ispossibility of shock hazard and the set must be checked andrepaired before it is returned to the customer.
Leakage Current Hot Check circuit
1.5 Kohm/10W
To Instrument’sexposed METALLIC PARTS
Good Earth Groundsuch as WATER PIPE,CONDUIT etc.
AC Volt-meter
When 25A is impressed between Earth and 2nd Groundfor 1 second, Resistance must be less than 0.1*Base on Adjustment standard
IMPORTANT SAFETY NOTICE
0.15 uF
Ω
- 4 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
SPECIFICATIONNOTE : Specifications and others are subject to change without notice for improvement.
1. Application rangeThis specification is applied to the LCD TV used LD12Pchassis.
2. Requirement for TestEach part is tested as below without special appointment.
1) Temperature: 25 ºC ± 5 ºC(77 ºF ± 9 ºF), CST: 40 ºC ± 5 ºC2) Relative Humidity : 65 % ± 10 %3) Power Voltage : Standard input voltage (AC 100-240 V~,50 / 60 Hz)
* Standard Voltage of each products is marked by models.4) Specification and performance of each parts are followed
each drawing and specif ication by part number inaccordance with BOM.
5) The receiver must be operated for about 5 minutes prior to
the adjustment.
3. Test method1) Performance: LGE TV test method followed 2) Demanded other specification
- Safety : CE, IEC specification- EMC :CE, IEC
No. Item Specification Remarks
1 Market EU(PAL Market-36Countries) DTV & Analog (Total 36 countries)
DTV (MPEG2/4, DVB-T) : 31 countries
(England/Italy/Germany/France/Spain/Sweden/Finland/Netherlands/Belgium/Luxemburg/
Greece/Denmark/Czech/Austria /Hungary/Swiss/Croatia/Turkey/Norway/Slovenia/Poland/
Ukraine/Portugal/Ireland/Moroco/Latvia/Estonia/Lithania/Rumania/Russia/Slovakia)
DTV (MPEG2/4, DVB-T2): 5 countries
(England/Sweden/Finland/Denmark/Norway)
DTV (MPEG2/4, DVB-C): 10 countries
(Sweden/Finland/Denmark/Norway/Austria/Swiss/Germany/Netherlands/Hungary/Slovenia)
DTV (MPEG2/4, DVB-S) : 31 countries
Albania/Austria/Belgium/Bosnia/Bulgaria/Croatia/Czech/Estonia/France/Germany/Greece/
Hungary/Ireland/Italy/Kazakhstan/Latvia/Lithuania/Luxembourg/Morocco/Netherlands/Poland/
Portugal/Romania/Russia/Serbia/Slovenia/Spain/Slovakia/Switzerland/Turkey/Ukraine
Analog Only - 5 countries
(Bosnia/Serbia/Bulgaria/Albania/Kazakhstan)
Supported satellite : 22 satellites
HISPASAT 1C/1D, ATLANTIC BIRD 2, NILESAT 101/102, ATLANTIC BIRD 3, AMOS 2/3,
THOR 5/6, IRIUS 4, EUTELSAT-W3A, EUROBIRD 9A, EUTELSAT-W2A, HOTBIRD 6/8/9,
EUTELSAT-SESAT, ASTRA 1L/H/M/KR, ASTRA 3A/3B, BADR 4/6, ASTRA 2D, EUROBIRD 3,
EUTELSAT-W7, HELLASSAT 2, EXPRESS AM1, TURKSAT 2A/3A, INTERSAT10
2 Broadcasting system 1) PAL-BG - DVB-T2/S is supported in specific models.
2) PAL-DK 1. DVB-T2 : Model name : xxxxxxxT
3) PAL-I/I’ 2. DVB-S : Model name : xxxxxxxS
4) SECAM DK,BG,I,L/L’ - SECAM L/L’ is not supported in DVB-T2 models.
5) DVB-T/C
6) DVB-T2
7) DVB-S
4. Model General Specification
- 5 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
No. Item Specification Remarks
3 Receiving system Analog : Upper Heterodyne G DVB-T
Digital : COFDM , QAM - Guard Interval(Bitrate_Mbit/s)
1/4, 1/8, 1/16, 1/32
- Modulation : Code Rate
QPSK : 1/2, 2/3, 3/4, 5/6, 7/8
16-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
64-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
G DVB-C
- Symbolrate : 4.0Msymbols/s to 7.2Msymbols/s
- Modulation : 16QAM, 64-QAM, 128-QAM and 256-QAM
G DVB-T2
- Guard Interval(Bitrate_Mbit/s)
1/4,1/8,1/16,1/32,1/128,19/128,19/256,
- Modulation : Code Rate
QPSK : 1/2, 2/5, 2/3, 3/4, 5/6
16-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
64-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
256-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
G DVB-S
- Symbolrate
DVB-S2 (8PSK / QPSK) : 2 ~ 45Msymbol/s
DVB-S (QPSK) : 2 ~ 45Msymbol/s
- viterbi
DVB-S mode : 1/2, 2/3, 3/4, 5/6, 7/8
DVB-S2 mode : 1/2, 2/3, 3/4, 3/5, 4/5, 5/6, 8/9, 9/10
4 Scart Jack (1EA) PAL, SECAM Scart Jack is Full scart and support RF-OUT(analog & DTV)
Not support DTV Auto AV.
5 Video Input RCA(1EA) PAL, SECAM, NTSC 4System : PAL, SECAM, NTSC, PAL60
6 Component Input(1EA) Y/Cb/Cr, Y/Pb/Pr
7 RGB Input RGB-PC Analog(D-SUB 15PIN)
8 HDMI Input (3EA) HDMI1-DTV (DVI) PC(HDMI version 1.3)
HDMI2-DTV Support HDCP
HDMI3-DTV
9 Audio Input (3EA) RGB/DVI Audio, Component, AV L/R Input
10 SDPIF out (1EA) SPDIF out
11 Earphone out (1EA) Antenna, AV1, AV2, AV3, Component,
RGB, HDMI1, HDMI2, HDMI3, USB
12 USB (1EA) EMF JPEG, MP3
For Service (download)
DivX HD
- 6 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
5. Component Video Input (Y, CB/PB, CR/PR)
No.Specification
RemarkResolution H-freq(kHz) V-freq(Hz)
1. 720x480 15.73 60.00 SDTV,DVD 480i
2. 720x480 15.63 59.94 SDTV,DVD 480i
3. 720x480 31.47 59.94 480p
4. 720x480 31.50 60.00 480p
5. 720x576 15.625 50.00 SDTV,DVD 625 Line
6. 720x576 31.25 50.00 HDTV 576p
7. 1280x720 45.00 50.00 HDTV 720p
8. 1280x720 44.96 59.94 HDTV 720p
9. 1280x720 45.00 60.00 HDTV 720p
10. 1920x1080 31.25 50.00 HDTV 1080i
11. 1920x1080 33.75 60.00 HDTV 1080i
12. 1920x1080 33.72 59.94 HDTV 1080i
13. 1920x1080 56.250 50 HDTV 1080p
14. 1920x1080 67.5 60 HDTV 1080p
No.Specification
Proposed RemarksResolution H-freq(kHz) V-freq(Hz) Pixel Clock(MHz)
1. 720*400 31.468 70.08 28.321 For only DOS mode
2. 640*480 31.469 59.94 25.17 VESA Input 848*480 60 Hz, 852*480 60 Hz
-> 640*480 60 Hz Display
3. 800*600 37.879 60.31 40.00 VESA
4. 1024*768 48.363 60.00 65.00 VESA(XGA)
5. 1360*768 47.72 59.8 84.75 WXGA
6. 1920*1080 66.587 59.93 138.625 WUXGA FHD model
6. RGB Input (PC)
- 7 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
7. HDMI Input(1) DTV Mode
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
1. 720*400 31.468 70.08 28.321 HDCP
2. 640*480 31.469 59.94 25.17 VESA HDCP
3. 800*600 37.879 60.31 40.00 VESA HDCP
4. 1024*768 48.363 60.00 65.00 VESA(XGA) HDCP
5. 1360*768 47.72 59.8 84.75 WXGA HDCP
6. 1280*1024 63.595 60.0 108.875 SXGA HDCP/FHD model
7. 1920*1080 67.5 60.00 138.625 WUXGA HDCP/FHD model
(2) PC Mode
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
1. 720*480 31.469 / 31.5 59.94 / 60 27.00 / 27.03 SDTV 480P
2. 720*576 31.25 50 54 SDTV 576P
3. 1280*720 37.500 50 74.25 HDTV 720P
4. 1280*720 44.96 / 45 59.94 / 60 74.17 / 74.25 HDTV 720P
5. 1920*1080 33.72 / 33.75 59.94 / 60 74.17 / 74.25 HDTV 1080I
6. 1920*1080 28.125 50.00 74.25 HDTV 1080I
7. 1920*1080 26.97 / 27 23.97 / 24 74.17 / 74.25 HDTV 1080P
8. 1920*1080 33.716 / 33.75 29.976 / 30.00 74.25 HDTV 1080P
9. 1920*1080 56.250 50 148.5 HDTV 1080P
10. 1920*1080 67.43 / 67.5 59.94 / 60 148.35 / 148.50 HDTV 1080P
- 8 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
8. 3D Mode(1) HDMI Input (1.4a)
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed 3D input proposed mode
1 1920*1080 53.95 / 54 23.98 / 24 148.35/148.5 HDTV 1080P Frame packing
2 1280*720 89.9 / 90 59.94/60 148.35/148.5 HDTV 720P Frame packing
3 1280*720 75 50 148.5 HDTV 720P Frame packing
4 1920*1080 67.5 60 148.5 HDTV 1080P Side by Side(half), Top and bottom
5 1920*1080 56.3 50 148.5 HDTV 1080P Side by Side(half), Top and bottom
6 1280*720 45 60 74.25 HDTV 720P Side by Side(half), Top and Bottom
7 1280*720 37.5 50 74.25 HDTV 720P Side by Side(half), Top and Bottom
8 1920*1080 33.7 60 74.25 HDTV 1080i Side by Side(half), Top and Bottom
9 1920*1080 28.1 50 74.25 HDTV 1080i Side by Side(half), Top and Bottom
10 1920*1080 27 24 74.25 HDTV 1080P Side by Side(half), Top and Bottom
11 1920*1080 33.7 30 89.1 HDTV 1080P Side by Side(half), Top and Bottom
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed 3D input proposed mode
1 1280*720 45.00 60.00 74.25 HDTV 720P Side by Side, Top & Bottom
2 1280*720 37.500 50 74.25 HDTV 720P Side by Side, Top & Bottom
3 1920*1080 33.75 60.00 74.25 HDTV 1080I Side by Side, Top & Bottom
4 1920*1080 28.125 50.00 74.25 HDTV 1080I Side by Side, Top & Bottom
5 1920*1080 27.00 24.00 74.25 HDTV 1080P Side by Side, Top & Bottom,
Checkerboard
6 1920*1080 33.75 30.00 74.25 HDTV 1080P Side by Side, Top & Bottom,
Checkerboard
7 1920*1080 67.50 60.00 148.5 HDTV 1080P Side by Side, Top & Bottom,
Checkerboard, Single Frame Sequential
8 1920*1080 56.250 50 148.5 HDTV 1080P Side by Side, Top & Bottom,
Checkerboard, Single Frame Sequential
(2) HDMI Input (1.3)
(3) RF 3D Input(DTV)No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed 3D input proposed mode
1 1280*720 37.500 50 74.25 HDTV 720P Side by Side, Top & Bottom
2 1920*1080 28.125 50 74.25 HDTV 1080I Side by Side, Top & Bottom
(4) USB InputNo. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) 3D input proposed mode Proposed
1 1920*1080 33.75 30.000 74.25 Side by Side HDTV 1080P
Top & Bottom
Checkerboard
- 9 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
(7) 3D Input mode
(5) RGB-PC InputNo. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed 3D input proposed mode
1 1920*1080 67.5 60 148.5 HDTV 1080P Side by Side, Top & Bottom
(6) DLNANo. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed 3D input proposed mode
1 1920*1080 33.75 30 HDTV 1080P Side by Side, Top & Bottom,
Checkerboard
No. Side by Side Top & Bottom Checkerboard Single Frame Sequential Frame Packing
1.RL
L
- 10 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
ADJUSTMENT INSTRUCTION
1. Application RangeThis specification sheet is applied to all of the LCD TV withLD12P chassis.
2. Designation(1) Because this is not a hot chassis, it is not necessary to use
an isolation transformer. However, the use of isolationtransformer will help protect test instrument.
(2) Adjustment must be done in the correct order. (3) The adjustment must be performed in the circumstance of
25 ºC ± 5 ºC of temperature and 65 % ± 10 % of relativehumidity if there is no specific designation.
(4) The input voltage of the receiver must keep AC 100-240V~, 50 / 60Hz.
(5) The receiver must be operated for about 5 minutes prior tothe adjustment when module is in the circumstance of over15.
In case of keeping module is in the circumstance of 0 °C, itshould be placed in the circumstance of above 15 °C for 2hours
In case of keeping module is in the circumstance of below -20 °C, it should be placed in the circumstance of above 15°C for 3 hours.
[Caution] When still image is displayed for a period of 20 minutes orlonger (especially where W/B scale is strong. Digital pattern13ch and/or Cross hatch pattern 09ch), there can someafterimage in the black level area.
3. Automatic Adjustment3.1. MAC Address
(1) Equipment & Condition- Play file: Serial.exe- MAC Address edit- Input Start / End MAC address
(2) Download method1) Communication Prot connection
Connect: PCBA Jig-> RS-232C Port== PC-> RS-232C Port
2) MAC Address & CI+ key & Widevine key download- Com 1,2,3,4 and 115200(Baud rate)- Mode check : Online Only- Check the test process: DETECT -> MAC -> CI -> Widevine- Play : START- Result : Ready, Test, OK or NG- Printer Out (MAC Address Label)
3.2. LAN Inspection(1) Equipment & Condition
A Each other connection to LAN Port of IP Hub and Jig
(2) LAN inspection solutionA LAN Port connection with PCBA Network setting at MENU Mode of TVA setting automatic IPA Setting state confirmation
-> If automatic setting is finished, you confirm IP andMAC Address.
PCBA PC(RS-232C)
RS-232C Port
- 11 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
3.3. Widevine Key Inspection- Confirm key input Data at the “IN START” MENU Mode.
3.4. LAN PORT INSPECTION(PING TEST)Connect SET -> LAN port == PC -> LAN Port.
(1) Equipment setting1) Play the LAN Port Test PROGRAM.2) Input IP set up for an inspection to Test Program.
*IP Number : 12.12.2.2
(2) LAN PORT inspection (PING TEST)1) Play the LAN Port Test Program.2) Connect each other LAN Port Jack.3) Play Test (F9) button and confirm OK Message.4) Remove LAN cable.
3.5. Model name & serial number download(1) Model name & Serial number D/L
A Press “Power on” key of service remote control.(Baud rate : 115200 bps)
A Connect RS232 Signal Cable to RS-232 Jack.A Write Serial number by use RS-232.A Must check the serial number at Instart menu.
(2) Method & noticeA. Serial number D/L is using of scan equipment.B. Setting of scan equipment operated by Manufacturing
Technology Group.C. Serial number D/L must be conformed when it is produced
in production line, because serial number D/L is mandatoryby D-book 4.0.
* Manual Download (Model Name and Serial Number)If the TV set is downloaded by OTA or service man, sometimesmodel name or serial number is initialized.(Not always)There is impossible to download by bar code scan, so Itneed Manual download.a. Press the ‘instart’ key of ADJ remote control.b. Go to the menu ‘5.Model Number D/L’ like below photo.c. Input the Factory model name(ex 42LD450-ZA) or Serial
number like photo.
d. Check the model name Instart menu. -> Factory namedisplayed. (ex 32LV3700-ZA)
e. Check the Diagnostics.(DTV country only) -> Buyer modeldisplayed. (ex 32LV3700)
SET PC
- 12 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
3.7. CI+ Key checking methodCheck whether the key was downloaded or not at ‘In Start’menu. (Refer to below).
=> Check the Download to CI+ key value in LGset.
3.7.1. Check the method of CI+ Key value(1) Check the method on Instart menu.(2) Check the method of RS232C Command.
1) Into the main assembly mode (RS232 : aa 00 00)
2) Check the key download for transmitted command.(RS232 : ci 00 10)
3) Result value- Normally status for download : OKx- Abnormally status for download : NGx
3.7.2. Check the method of CI+ Key value (RS232)1) Into the main assembly mode (RS232 : aa 00 00)
2) Check the method of CI+ key by command.(RS232 : ci 00 20)
3) Result valuei 01 OK 1d1852d21c1ed5dcx
3.8. WIFI MAC ADDRESS CHECK(1) Using RS232
(2) Check the menu on in-start.
4. Manual Adjustment4.1. EDID(The Extended Display Identification
Data)/DDC(Display Data Channel) download(1) Overview
It is a VESA regulation. A PC or a MNT will display anoptimal resolution through information sharing without anynecessity of user input. It is a realization of “Plug and Play”.
(2) Equipment- Adjustment remote control- Since embedded EDID data is used, EDID download JIG,
HDMI cable and D-sub cable are not need.
(3)Download method1) Press ADJ key on the Adjustment remote control, then
select “12.EDID D/L”, by pressing Enter key, enter EDIDD/L menu.
2) Select [Start] button by pressing Enter key, HDMI1/HDMI2/ HDMI3/ RGB are Writing and display OK or NG.
(4) EDID DATAA HDMI
A RGB
0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F
0x00 00 FF FF FF FF FF FF 00 1E 6D
0x01 01 03 80 10 09 78 0A EE 91 A3 54 4C 99 26
0x02 0F 50 54 A1 08 00 71 40 81 C0 81 00 81 80 95 00
0x03 90 40 A9 C0 B3 00 02 3A 80 18 71 38 2D 40 58 2C
0x04 45 00 A0 5A 00 00 00 1E 66 21 50 B0 51 00 1B 30
0x05 40 70 36 00 A0 5A 00 00 00 1E 00 00 00 FD 00 39
0x06 3F 1F 52 10 00 0A 20 20 20 20 20 20
0x07 01 1
0x00 02 03 26 F1 4E 10 1F 84 13 05 14 03 02 12 20 21
0x01 22 15 01 26 15 07 50 09 57 07 67
0x02 E3 05 03 01 01 1D 80 18 71 1C 16 20 58 2C
0x03 25 00 A0 5A 00 00 00 9E 01 1D 00 80 51 D0 1A 20
0x04 6E 88 55 00 A0 5A 00 00 00 1A 02 3A 80 18 71 38
0x05 2D 40 58 2C 45 00 A0 5A 00 00 00 1E 66 21 50 B0
0x06 51 00 1B 30 40 70 36 00 A0 5A 00 00 00 1E 00 00
0x07 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 2
CMD 1 CMD 2 Data 0
A A 0 0
CMD 1 CMD 2 Data 0
C I 1 0
CMD 1 CMD 2 Data 0
A A 0 0
CMD 1 CMD 2 Data 0
C I 2 0
CI+ key Value
H-freq(kHz) V-freq.(Hz)
Transmission [A][I][ ][Set ID][ ][20][Cr] [O][K][X] or [NG]
0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F
0x00 00 FF FF FF FF FF FF 00 1E 6D
0x01 01 03 68 10 09 78 0A EE 91 A3 54 4C 99 26
0x02 0F 50 54 A1 08 00 71 4F 01 01 01 01 01 01 95 00
0x03 90 40 A9 C0 B3 00 02 3A 80 18 71 38 2D 40 58 2C
0x04 45 00 A0 5A 00 00 00 1E 66 21 50 B0 51 00 1B 30
0x05 40 70 36 00 A0 5A 00 00 00 1E 00 00 00 FD 00 3A
0x06 3E 1E 53 10 00 0A 20 20 20 20 20 20
0x07 01 3
- 13 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
A Reference- HDMI1 ~ HDMI3 / RGB - In the data of EDID, bellows may be different by S/W or
Input mode.
Product ID
Serial No. : Controlled on product line
Month, Year: Controlled on production line:ex) Monthly : ‘01’ -> ‘01’
Year : ‘2010’ -> ‘14’ Model Name(Hex):
Checksum: Changeable by total EDID data.
Vendor Specific(HDMI)
4.2. White Balance Adjustment4.2.1. Overview
(1) W/B adj. Objective & How-it-works(2) Objective: To reduce each Panel’s W/B deviation(3) How-it-works : When R/G/B gain in the OSD is at 192, it
means the panel is at its Full Dynamic Range. In order toprevent saturation of Full Dynamic range and data, one ofR/G/B is fixed at 192, and the other two is lowered to findthe desired value.
(4) Adj. condition : normal temperature1) Surrounding Temperature : 25 ºC ± 5 ºC2) Warm-up time: About 5 Min3) Surrounding Humidity : 20 % ~ 80 %
4.2.2 Equipment1) Color Analyzer: CA-210 (LED Module : CH 14)2) Adjustment Computer(During auto adj., RS-232C protocol is
needed)3) Adjustment remote control4) Video Signal Generator MSPG-925F 720p/204-Gray
(Model:217, Pattern:49)-> Only when internal pattern is not available
A Color Analyzer Matrix should be calibrated using CS-1000.
4.2.3. Equipment connection MAP
4.2.4. Adj. Command (Protocol)<Command Format>
- LEN: Number of Data Byte to be sent- CMD: Command- VAL: FOS Data value- CS: Checksum of sent data- A: AcknowledgeEx) [Send: JA_00_DD] / [Ack: A_00_okDDX]
A RS-232C Command used during auto-adj.
Ex) wb 00 00 -> Begin white balance auto-adj.wb 00 10 -> Gain adj.ja 00 ff -> Adj. datajb 00 c0......wb 00 1f -> Gain adj. completed
*(wb 00 20(Start), wb 00 2f(completed)) -> Off-set adj.wb 00 ff -> End white balance auto-adj.
A Adj. Map
Model Name HEX EDID Table DDC Function
ALL 0001 0100 Analog
0001 0100 Digital
MODEL MODEL NAME(HEX)
all 00 00 00 FC 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20
INPUT MODEL NAME(HEX)
HDMI1 78 03 0C 00 10 00 B8 2D 20 C0 0E 01 40 0A 3C 08 10 18 10 98 10 58 10 38 10
HDMI2 78 03 0C 00 20 00 B8 2D 20 C0 0E 01 40 0A 3C 08 10 18 10 98 10 58 10 38 10
HDMI3 78 03 0C 00 30 00 B8 2D 20 C0 0E 01 40 0A 3C 08 10 18 10 98 10 58 10 38 10
RGB 78 03 0C 00 40 00 B8 2D 20 C0 0E 01 40 0A 3C 08 10 18 10 98 10 58 10 38 10
INPUT 1 2 3
HDMI1 7F CB X
HDMI2 7F BB X
HDMI3 7F AB X
RGB X X 98
Color Analyzer
Computer
Pat tern Generator
RS-232C
RS-232C
RS-232C
Probe
Signal Source
* If TV internal pattern is used, not needed
LEN CMD VAL CS
RS-232C COMMAND Explanation
[CMD ID DATA]
wb 00 00 Begin White Balance adj.
wb 00 10 Gain adj.(internal white pattern)
wb 00 1f Gain adj. completed
wb 00 20 Offset adj.(internal white pattern)
wb 00 2f Offset adj. completed
wb 00 ff End White Balance adj.(Internal pattern disappears)
ITEM Command Data Range(Hex.) Default(Decimal)
Cmd 1 Cmd 2 Min Max
Cool R-Gain j g 00 C0
G-Gain j h 00 C0
B-Gain j i 00 C0
R-Cut
G-Cut
B-Cut
Medium R-Gain j a 00 C0
G-Gain j b 00 C0
B-Gain j c 00 C0
R-Cut
G-Cut
B-Cut
Warm R-Gain j d 00 C0
G-Gain j e 00 C0
B-Gain j f 00 C0
R-Cut
G-Cut
- 14 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
A 3 Command White Balance Adj. Map
A Infrared Sensor Adj. Map
4.2.5. Adj. method(1) Auto adj. method
1) Set TV in adj. mode using POWER ON key.2) Zero calibrate probe then place it on the center of the
Display.3) Connect Cable (RS-232C)4) Select mode in adj. Program and begin adjustment.5) When adj. is completed(OK Sign), check adj. status pre
mode. (Warm, Medium, Cool)6) Remove probe and RS-232C cable to complete adj..
A W/B Adj. must begin as start command “wb 00 00” , andfinish as end command “wb 00 ff”, and Adj. offset if need.
(2) Manual adj. method1) Set TV in Adj. mode using POWER ON.2) Zero Calibrate the probe of Color Analyzer, then place it
on the center of LCD module within 10cm of the surface.3) Press ADJ key -> EZ adjust using adjustment remote
control -> 9.White-Balance then press the cursor to theright key (G).(When key(G) is pressed 216 Gray internalpattern will be displayed.)
4) One of R Gain / G Gain / B Gain should be fixed at 192,and the rest will be lowered to meet the desired value.
5) Adjustment is performed in COOL, MEDIUM, WARM 3modes of color temperature.
A If internal pattern is not available, use RF input. In EZAdj. menu 9.White Balance, you can select one of 2 Test-pattern: ON, OFF. Default is inner(ON). By selectingOFF, you can adjust using RF signal in 216 gray pattern.
A Adj. condition and cautionary items1) Lighting condition in surrounding area
Surrounding lighting should be lower 10 lux. Try toisolate adj. area into dark surrounding.
2) Probe location: Color Analyzer(CA-210) probe should be within 10 cmand perpendicular of the module surface.(80°~100°)
3) Aging time- After Aging Start, keep the Power ON status during
5 Minutes.- In case of LCD, Back-light on should be checked
using no signal or Full-white pattern.
4.2.6. Reference (White Balance Adj. coordinateand temperature)
A Luminance : 204 GrayA Standard color coordinate and temperature using CS-1000
(over 26 inch)
A Standard color coordinate and temperature using CA-210 (CH 14)
4.2.7. Edge LED White balance tableA IOP & Edge LED module change color coordinate because
of aging time.A Apply under the color coordinate table, for compensated
aging time.- EDGE LED(LW47XX)
Command SetID R Gain(HEX) G Gain(HEX) B Gain(HEX)
(lower case ASCII)
CMD1 CMD2 MIN MAX MIN MAX MIN MAX
Cool j j 00 00 C0 00 C0 00 C0
Medium j k 00 00 C0 00 C0 00 C0
Warm j l 00 00 C0 00 C0 00 C0
Command R Gain(HEX) G Gain(HEX) B Gain(HEX)
(lower case ASCII)
CMD1 CMD2 MIN MAX MIN MAX MIN MAX
Cool 1 C 00 C0 00 C0 00 C0
Medium 1 D 00 C0 00 C0 00 C0
Warm 1 E 00 C0 00 C0 00 C0
Mode Color Coordination Temp ∆UV
x y
COOL 0.269 0.273 13000 K 0.0000
MEDIUM 0.285 0.293 9300 K 0.0000
WARM 0.313 0.329 6500 K 0.0000
Mode Color Coordination Temp ∆UV
x y
COOL 0.269 ± 0.002 0.273 ± 0.002 13000 K 0.0000
MEDIUM 0.285 ± 0.002 0.293 ± 0.002 9300 K 0.0000
WARM 0.313 ± 0.002 0.329 ± 0.002 6500 K 0.0000
GP2 Aging Time Cool Medium Warm
(Min.) X Y X Y X Y
269 273 285 293 313 329
1 0-2 280 291 296 311 319 340
2 3-5 278 288 294 308 317 338
3 6-9 276 285 292 305 315 335
4 10-15 274 282 290 302 313 332
5 20-35 273 279 289 299 312 329
6 36-49 270 276 287 296 310 326
7 50-79 269 273 286 293 308 323
8 Over 80 269 273 285 293 308 323
- 15 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
4.3. Wireless function checkStep 1) Connect set and Dongle of Wireless to Cable of HDMI
& TTA 20Pin.Step 2) At OSD of SET, check the message like Fig.3.Step 3) Detach Cable of Wireless Dongle.
4.4. EYE-Q function checkStep 1) Turn on TV.Step 2) Press EYE key of Adjustment remote control.Step 3) Cover the Eye Q II sensor on the front of the using
your hand and wait for 6 seconds.Step 4) Confirm that R/G/B value is lower than 10 of the “Raw
Data (Sensor data, Back light)”. If after 6 seconds,R/G/B value is not lower than 10, replace Eye Q IIsensor.
Step 5) Remove your hand from the Eye Q II sensor and waitfor 6 seconds.
Step 6) Confirm that “ok” pop up. If change is not seen,replace Eye Q II sensor.
4.5. 3D function test4.5.1. HDMI 3D
(Pattern Generator MSHG-600, MSPG-6100 [Support HDMI 1.4])* HDMI mode No. 872, pattern No. 83)1) Please input 3D test pattern like below
2) When 3D OSD appear automatically, then select green key.
3) Don’t wear a 3D Glasses, Check the picture like below.
4.5.2. RF emitter inspection(1) Start 3D pattern inspection
(2) If RF emitter signal is correctly received to RF receiver, thelamp of RF tester turn on.
Fig .1
<Dong le>
Fig .3 Connect the Dongle
(Dong le Connec t ion Disp lay)
Fig .2
<Wireless Ready Set>
Connect
<IR Tester Lamp turned off(NG)>
<IR Emitter inspection>
<IR Tester Lamp turned on(OK)>
- 16 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
4.6. Option selection per country(1) Overview
- Option selection is only done for models in Non-EU.- Applied model: LD12P Chassis applied EU model.
(2) Method1) Press ADJ key on the Adjustment Remote Control, then
select Country Group Menu.2) Depending on destination, select Country Group Code
04 or Country Group EU then on the lower Countryoption, select US, CA, MX. Selection is done using +, -or GF key.
5. Tool Option selection- Method : Press ADJ key on the Adjustment remote control,
then select Tool option.
5.1. Ship-out mode check(In-stop)After final inspection, press IN-STOP key of the Adjustmentremote control and check that the unit goes to Stand-by mode.
5.2. GND and Internal Pressure check5.2.1. Method
1) GND & Internal Pressure auto-check preparation- Check that Power Cord is fully inserted to the SET.
(If loose, re-insert)2) Perform GND & Internal Pressure auto-check
- Unit fully inserted Power cord, Antenna cable and A/Varrive to the auto-check process.
- Connect D-terminal to AV JACK TESTER.- Auto CONTROLLER(GWS103-4) ON- Perform GND TEST.- If NG, Buzzer will sound to inform the operator.- If OK, changeover to I/P check automatically.
(Remove CORD, A/V form AV JACK BOX.)- Perform I/P test.- If NG, Buzzer will sound to inform the operator.- If OK, Good lamp will lit up and the stopper will allow the
pallet to move on to next process.
5.2.2. Checkpoint• TEST voltage
- GND: 1.5 KV/min at 100 mA- SIGNAL: 3 KV/min at 100 mA
• TEST time: 1 second• TEST POINT
- GND TEST = POWER CORD GND & SIGNAL CABLEMETAL GND
- Internal Pressure TEST = POWER CORD GND & LIVE &NEUTRAL
• LEAKAGE CURRENT: At 0.5 mArms
6. USB S/W download(option, service only)1) Put the USB Stick to the USB socket.2) Automatically detecting update file in USB Stick
- If your downloaded program version in USB Stick is Low,it didn’t work. But your downloaded version is High, USBdata is automatically detecting.
3) Show the message “Copying files from memory”.
4) Updating is starting.
5) Updating Completed, the TV will restart automatically.6) If your TV is turned on, check your updated version and
Tool option. (explain the Tool option, next stage)* If downloading version is more high than your TV have,
TV can lost all channel data. In this case, you have tochannel recover. if all channel data is cleared, you didn’thave a DTV/ATV test on production line.
* After downloading, have to adjust TOOL OPTION again.1) Push “IN-START” key in service remote control.2) Select “Tool Option 1” and Push “OK” key.3) Punch in the number. (Each model has their number.)
- 17 - LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.Only for training and service purposes
BLOCK DIAGRAM
L/R
In
SP
DIF
OU
T
NA
ND
Fla
sh(8
Gb
)
CV
BS
CV
BS
US
B
Au
dio
AM
PI2
S O
ut
BC
M35
230
C
I slo
t
P_
TS
CV
BS
(M)
P_
TS
DV
B-
T/C
D
emo
d
DIF
(+/-
)
US
B1
CO
MP
A/V
1
SC
AR
T
RS
-23
2C
PC
-RG
B
PC
-AU
DIO
OP
TIC
LA
N
SY
ST
EM
DD
R3
X 1
6 X
2(2
Gb
)
Au
dio
AM
P
LV
DS
.4
1P
HD
MI1
HD
MI2
HD
MI3
Sid
e
Rea
r
CO
MP
RG
B,H
/V
Eth
ern
et
CV
BS
H/P
L/R
Ou
t
UA
RT
SY
ST
EM
EE
PR
OM
X 1
(1M
b)
HD
MI
S/W
(HD
CP
EE
PR
OM
)
I2C
Su
b M
ico
m(N
EC
)
RG
B In
/CV
BS
In O
ut
I2C
Air
/C
able
TU
NE
R
(T/C
)
TU
NE
R
(S2)
DIG
ITA
L
DE
MO
D
(T/C
)
DV
B-S
AN
AL
OG
DE
MO
D
DIG
ITA
L
DE
MO
D
(S2)
TS
_S/P
LN
B
51
P
HD
MI
HU
B IC
50
Hz
UR
SA
5
SP
IF
lash
(2M
b)
SY
ST
EM
DD
R3
X 1
6 X
1(1
Gb
)
- 18 - LGE Internal Use OnlyCopyright LG Electronics. Inc. All rights reserved.Only for training and service purposes
300
320
200
LV1
LV2
120
510
A2
A5
A10
A21
800
530
540
521
400
710
511
AG
1A
G2
900
910
700
340
330
310
EXPLODED VIEW
Many electrical and mechanical parts in this chassis have special safety-related characteristics. Theseparts are identified by in the Schematic Diagram and EXPLODED VIEW. It is essential that these special safety parts should be replaced with the same components asrecommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
IMPORTANT SAFETY NOTICE
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
NAND_DATA[0]
NAND_DATA[1]
CI_ADDR[12]
NAND_DATA[2]
CI_ADDR[2]
NAND_DATA[1]
NAND_DATA[3]
CI_ADDR[7]
CI_ADDR[13]
CI_ADDR[14]
NAND_DATA[4]
NAND_DATA[2]
NAND_DATA[3]
NAND_DATA[7]
NAND_DATA[5]
CI_ADDR[8]
NAND_DATA[7]
NAND_DATA[0]
NAND_DATA[6]
CI_ADDR[4]
CI_ADDR[9]
NAND_DATA[4]
CI_ADDR[3]
NAND_DATA[6]
NAND_DATA[5]
CI_ADDR[10]
CI_ADDR[11]
CI_ADDR[5]
CI_ADDR[6]
R185 0
TXA0N
SOC_RESET
TXBCLKP
R151 016Gbit
R1471K
TXD0P
R17010K
SDA2_3.3V
HDMI_ARC
R172
4.7K
OPT
TXD1P
C1030.1uF
54MHz_XTAL_P
R18310K
C1010.1uF
TXA1P
DTV/MNT_V_OUT
TXC0P
TXC1P
R18010K
TXDCLKN
TXA3N
R11510K
R132 4.7K
R12010K
SCL0_3.3V
TXACLKN
+3.3V_Normal
R11610KOPT
NAND_DATA[6]
+3.3V_Normal
HDMI_CLK+
R11810K
R1501K
NAND_WEb
+3.3V_Normal
P101
TJC2508-4A
1VCC
2SCL
3SDA
4GND
TXD2P
NAND_DATA[5]
C1064.7uF
CI_ADDR[8]
SC_ID
NAND_CEb2
+3.3V_Normal
R145 22OPT
R15710KOPT
CI_ADDR[12]
R1690
CI_ADDR[7]
C112 0.1uF
TXB4P
R107
2.7K
C10733pF50V
DVB_S
TXD1N
NAND_CEb
NAND_RBb
R1014.7K
R1241KOPT
C1190.1uF16V
NAND_CLE
TXB2N
+3.3V_Normal
TXD4P
5V_HDMI_2
NAND_CEb2
C104 10uF10V
TXA1N
TXB3N
BSS83
Q101S B D
G
NAND_DATA[3]
HDMI_CLK-
R17610K
SDA0_3.3V
R11110KOPT
R191 33
TXD3P
TXB0P
R15410KOPT
BCM_RX
HDMI_RX2+
TXC2P
R103
4.7K
OPT
+3.3V_Normal
TXD2N
TXCCLKP
C1024700pF
R19810K
C111 0.01uF
NAND_ALE
TXBCLKN
NAND_DATA[0-7]
TXCCLKN
R17910KOPT
HDMI_RX1+
R11710KOPT
R135 33
C10833pF50VDVB_S
R17710K
FLASH_WP
TXA4N
R16510K
R1954.7K
IC103M24M01-HRMN6TP
BCM_NVM_1M
3E2
2E1
4VSS
1NC
5SDA
6SCL
7WP
8VCC
NAND_DATA[7]
R173
4.7K
TXB4N
R190 33
NAND_DATA[0-7]
NAND_WEb
R19610K
NAND_CEb
R108 10K
CI_ADDR[4]
+3.3V_Normal
NAND_REb
R1561K
/CI_CE1
R15510K
A_DIM
R1531K
TXA3P
HDMI_RX1-
NAND_DATA[0]
5V_HDMI_1
R1942.7K
R12710KOPT
NAND_CLE
R1251K
R17810KOPT
C1052.2uF10V
CI_ADDR[13]
C10933pF50V
54MHz_XTAL_N
R1591K
5V_HDMI_4
R12810K
/PCM_WAIT
+3.3V_Normal
HDMI_RX0-
CI_ADDR[3]
BCM_TX
C11033pF50V
TXB1P
+3.3V_Normal
R18410KOPT
NAND_ALE
R144 22OPT
TXA0P
R12210K
SCL2_3.3V
NAND_DATA[1]
+3.3V_Normal
R1063K
R11910KOPT
TXC3N
R17510KOPT
SCL3_3.3V
HDMI_RX0+
R12310KOPT
R16710KOPT
CI_ADDR[2]
R1302KOPT
R1101.5K
R11310K
R19310K
R18110KOPT
R11210K
TXACLKP
R148 016Gbit
TXB3P
R18210K
TXC4N
R1631K
+3.3V_Normal
LNB_INT
R11410KOPT
R1405601%
R15810K
R1621K
TXA2P
TXA2N
NAND_RBb
NAND_DATA[4]
R136 33
R149 016Gbit
R143 22OPT
TXC4P
R186 0
BSS83Q102
S B D
G
NAND_DATA[2]
R139 0
TXB1N
CI_ADDR[11]
CI_ADDR[9]
5V_HDMI_3
+3.3V_Normal
R1661K
RGB_DDC_SCL
+3.3V_Normal
TXD4N
TXC1N
54MHz_XTAL_P
TXDCLKP
R17110KOPT
TXC2N
TXC0N
R16010KOPT
TXB0N
NAND_REb
TXC3P
CI_ADDR[6]
R16810K
PCM_5V_CTL
R1891MOPT
+3.3V_Normal
R141 4.7KTXD0N
54MHz_XTAL_N
R19210KOPT
R146 10K
C1180.1uF16V
+3.3V_Normal
+3.3V_Normal
/CI_CE2
TXA4P
R16410KOPT
+3.3V_Normal
R16110K
R142 22OPT
R18810K
R18710KOPT
SDA3_3.3V
NAND_CLE
R1091.5K
FLASH_WP
TXB2P
+3.3V_Normal
TXD3N
+3.3V_Normal
CI_ADDR[2-14]
HDMI_RX2-
R174
4.7K
OPT
RGB_DDC_SDA
NAND_ALE
R1261.2K
R1291.2K
R1211.2K
R1311.2K
R199 22
R197 22
R1054.7K
R1044.7K
IC102TC58DVG3S0ETA00
NAND_8Gbit
26NC_17
27NC_18
28NC_19
29I/O1
30I/O2
31I/O3
32I/O4
33NC_20
34NC_21
35NC_22
36VSS_2
37VCC_2
38NC_23
39PSL
40NC_24
41I/O5
42I/O6
43I/O7
44I/O8
45NC_25
46NC_26
47NC_27
48NC_28
17ALE
3NC_3
6NC_6
16CLE
15NC_10
14NC_9
13VSS_1
12VCC_1
11NC_8
10NC_7
9CE
8RE
7RY/BY
4NC_4
5NC_5
25NC_16
24NC_15
23NC_14
2NC_2
22NC_13
21NC_12
1NC_1
20NC_11
19WP
18WE
IC102-*1TH58DVG4S0ETA20
DEV_NAND_16Gbit
26NC_15
27NC_16
28NC_17
29I/O1
30I/O2
31I/O3
32I/O4
33NC_18
34NC_19
35NC_20
36VSS_2
37VCC_2
38NC_21
39PSL
40NC_22
41I/O5
42I/O6
43I/O7
44I/O8
45NC_23
46NC_24
47NC_25
48NC_26
17ALE
3NC_3
6RY/BY2
16CLE
15NC_8
14NC_7
13VSS_1
12VCC_1
11NC_6
10CE2
9CE1
8RE
7RY/BY1
4NC_4
5NC_5
25NC_14
24NC_13
23NC_12
2NC_2
22NC_11
21NC_10
1NC_1
20NC_9
19WP
18WE
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
HDMI0_CLKNB5
HDMI0_CLKPC5
HDMI0_D0NA4
HDMI0_D0PB4
HDMI0_D1NA3
HDMI0_D1PB3
HDMI0_D2NA2
HDMI0_D2PB2
CECW2
DDC0_SCLV4
DDC0_SDAW4
HDMI0_HTPLG_INV3
HDMI0_HTPLG_OUTV2
HDMI0_ARCD13
HDMI0_RESREFE6
TXOUT0_L0NAE27
TXOUT0_L0PAE28
TXOUT0_L1NAF27
TXOUT0_L1PAF28
TXOUT0_L2NAG27
TXOUT0_L2PAG28
TXCLK_LNAE26
TXCLK_LPAF26
TXOUT0_L3NAH27
TXOUT0_L3PAG26
TXOUT0_L4NAF25
TXOUT0_L4PAE25
TXOUT0_U0NAH26
TXOUT0_U0PAG25
TXOUT0_U1NAE24
TXOUT0_U1PAD24
TXOUT0_U2NAH25
TXOUT0_U2PAF24
TXCLK_UNAE23
TXCLK_UPAD23
TXOUT0_U3NAG24
TXOUT0_U3PAF23
TXOUT0_U4NAC22
TXOUT0_U4PAD22
TXOUT1_L0NAG23
TXOUT1_L0PAH23
TXOUT1_L1NAE22
TXOUT1_L1PAE21
TXOUT1_L2NAF22
TXOUT1_L2PAH22
TXCLK1_LNAG22
TXCLK1_LPAF21
TXOUT1_L3NAG21
TXOUT1_L3PAF20
TXOUT1_L4NAD21
TXOUT1_L4PAC21
TXOUT1_U0NAG20
TXOUT1_U0PAH20
TXOUT1_U1NAD19
TXOUT1_U1PAE19
TXOUT1_U2NAF19
TXOUT1_U2PAH19
TXCLK1_UNAE18
TXCLK1_UPAD18
TXOUT1_U3NAG19
TXOUT1_U3PAF18
TXOUT1_U4NAG18
TXOUT1_U4PAF17
LT0VCAL_MONITORAC18
GPIO_BL_ONAH16
BL_PWM/GPIOAG16
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
TVM_XTALINAG6
TVM_XTALOUTAF6
IRRXDAV5
FP_IN0AB4
FP_IN1Y4
SPARE_ADC1AA4
SPARE_ADC2Y5
FS_IN1AB2
FS_IN2AB5
VGA_SDAU3
VGA_SCLU2
RDAY2
TDAY1
BSCDATAAAA3
BSCCLKAAA2
RDB/GPIOH3
TDB/GPIOH2
BSC_S_SCLH4
BSC_S_SDAH5
NMIBF25
POWER_CTRLW5
AON_HSYNCU5
AON_VSYNCU4
AON_GPIO_36W3
AON_GPIO_37W1
AON_RESETOUTBAB6
TVM_BYPASSY6
RESETBY3
RESETOUTBG24
TMODEJ6
TESTENW6
VDAC_VREGF7
VDAC_RBIASE7
FAD_7AB1
FAD_6AB3
FAD_5AC1
FAD_4AC2
FAD_3AC3
FAD_2AD2
FAD_1AD3
FAD_0AE2
FALEAG1
FCEB_0AF1
FCEB_1AC5
FCEB_2AE6
FCEB_3AG5
NFWPBAF3
FWEAG2
FRDAE3
FRDYBAA5
FA_0AF2
FA_1AE1
FA_2AC4
FA_3AD5
FA_4AD4
FA_5AE4
FA_6AE5
FA_7AD6
FA_8AH3
FA_9AF4
FA_10AH4
FA_11AG4
FA_12AF5
FA_13AG3
FA_14AH2
FA_15AH5
TRSTBAD15
TDI/GPIOAF14
TDOAH14
TMS/GPIOAD14
TCK/GPIOAG14
DINT/GPIOAC16
AVS_VFBAH7
AVS_VSENSEAG7
AVS_RESETBAD7
AVS_NDRIVE_1AF7
AVS_PDRIVE_1AH8
VDAC_1C6
VDAC_2D7
X10154MHz
EAW58812611SUNNY ELECTRONICS CORPORATION
CRYSTAL_BCM_Sunny
4GND_2
1X-TAL_1
2GND_1
3X-TAL_2 X101-*1
54MHz
CRYSTAL_BCM_LihomEAW60763703
LIHOM CO., LTD.
4GND_2
1X-TAL_1
2GND_1
3X-TAL_2
X101-*254MHz
CRYSTAL_BCM_KDS
DAISHINKU CORPORATION.EAW58239604
4GND_2
1X-TAL_1
2GND_1
3X-TAL_2
IC103-*1AT24C256C-SSHL-T
BCM_NVM_256K
3A2
2A1
4GND
1A0
5SDA
6SCL
7WP
8VCC
C11412pF50V
C11312pF
50V
SRST
SRST
L/R_SYNC_DINT
L/R_SYNC_DINT
MAIN & NAND FLASH
BBS CONNECT
Write Protection
- High : Normal Operation- Low : Write Protection
NAND_DATA[0]:0: System is LITTLE endian (O)1: System is BIG endian
CI_ADDR[7]:0: Disable EDID automatic Downloading from Flash (O)1: Enable EDID automatic Downloading from Flash
NAND_DATA[6] : 0: Disable OSC clock output on chip Pin (O)1: Enable OSC clock output on chip pin.
CI_ADDR[6]:0: Host MIPS run at 500 MHz (O)1: Host MIPS run at 250 MHz
NAND_CLE:0: Differential Oscillators TVM not bypassed (O)1: Differential Oscillators TVM bypassed
NAND_DATA[4]:0: 27MHz TVM Crystal Frequency1: 54MHz TVM Crystal Frequency (O)
Write Protection
- Low : Normal Operation- High : Write Protection
000 = ECC disabled001 = ECC 1-bit repair010 = ECC 4-bit BCH (O)011 = ECC 8-bit BCH, 27 byte spare100 = ECC 12-bit BCH, 27 byte spare101 = ECC 8-bit BCH, 16 byte spare110, 111 = Reservedd
NAND ECC (FA3, FA2, FALE)
BCM REFRENCE is 562ohm
A8’h
FOR HDMI STANDARDAPPLY ONLY WHEN CONNECT TO PULL-UP GPIO
BCM35230
1
CI_ADDR[9],CI_ADDR[11],CI_ADDR[12],CI_ADDR[13]TVM Crystal oscillator bias/gain control0000: 210uA0001: 390uA0010: 570uA0011: 730uA0100: 890uA (O)0111: 1290uA 1000: 1416uA1111: 2196uA0101, 0110, 1001, 1010, 1011, 1100, 1101, 1110: Reserved
CI_ADDR[8]:0: RESETOUTb (in On/Off only) stay asserted until software releases them.1: Fix amount of delay for de-assertion on RESETOUTb (in On/IOff only) at end of RESETb pulse (O)
NAND_DATA[3]:0: MIPS will boot from external flash (O)1: MIPS will boot from ROM
NAND_DATA[5]:0: FLASH MODE (O)1: BSC_SLAVE(BBS) MODE
Boot ROM Device Select - (FA4,FAD7,FAD2,FAD1)
0000: ST Micro M25P or compatible Serial Flash0010: 8-bit 512Mbit 512B page SLC NAND Flash devices0100: 8-bit 128, 256Mbit 512B page SLC NAND Flash devices0110: 8-bit 1Gbit 2KB page SLC NAND Flash devices1000: 8-bit 2Gbit, 4Gbit, 8Gbit 2KB page SLC NAND Flash devices1010: 8-bit 16Gbit, 32Gbit 4KB page SLC NAND Flash devices (O)0001: 8-bit 8/16/32Gbit 2KB page MLC NAND Flash devices0011: 8-bit 16/32Gbit 4KB page MLC NAND Flash devices0101: 8-bit 32Gbit 8KB page MLC NAND Flash devices0111: 3B dual IO Serial Flash1001: BB dual IO Serial Flash1011: fast Serail Flash > 50Mhz1100: OneNAND Flash (always 16-bit)1110: Reserved1101, 1111: Reserved
NAND FLASH MEMORY 8Gbit Strap Setting
54MHz X-TAL
NVRAM
IC102 1ST : EAN61000101 2ND : T-TH58DVG4S0ETA20
DUAL COMPONENT
IC102-*1
DVB_S Option: apply EU Satellite model
2010.09.18
16Gbit
For L/R sync GPIO
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
FE_TS_DATA[2]
PCM_MDI[7]
PCM_MDI[5]
PCM_MDI[6]
FE_TS_DATA[7]
PCM_MDI[4]
FE_TS_DATA[4]
PCM_TS_DATA[5]
FE_TS_DATA[5]
PCM_MDI[2]
PCM_MDI[1]
PCM_MDI[0]
FE_TS_DATA[3]
FE_TS_DATA[6]
FE_TS_DATA[0]
PCM_TS_DATA[1]
PCM_TS_DATA[3]
PCM_TS_DATA[0]
FE_TS_DATA[1]
PCM_TS_DATA[2]
PCM_TS_DATA[7]
PCM_TS_DATA[6]
PCM_MDI[3]
PCM_TS_DATA[4]
CHBO_TS_CLK
PCM_TS_VAL
COMP1_DET
PLL_MIPS_AVDD
L213BLM18PG121SN1D
ADAC_AVDD25
C23133pF50V
NON_NTP
+0.9V_CORE
C22733pF50V
NON_NTP
R264
1KOPT
+2.5V_BCM35230
PCM_TS_SYNC
EPHY_VDD25
SIDE_USB_CTL2
R266
1K
NO_S_TUNNER
C2810.1uF
MODEL_OPT_2
C2900.1uF
VAFE2_DVDD
SDA1_3.3V
R241100
PLL_VAFE_AVDD25
TU_TS_SYNC
C2200.1uF
C2800.1uF
C2340.1uF
3D_GPIO_1
SCL1_3.3V
C2570.1uF
+0.9V_CORE
L216BLM18PG121SN1D
MODEL_OPT_2
MODEL_OPT_3
L209
BLM18PG121SN1D
C24722uF
/PCM_IRQA
R227 22
RF_BOOSTER_CTL
AADC_AVDD25
+0.9V_CORE
R208 0 F/NIM_EU_CN
+0.9V_CORE
+0.9V_CORE
+0.9V_CORE
+0.9V_CORE
C2990.1uF
R267
1K
NO_PHM
R253
1K
OLED
+0.9V_CORE
PCM_MISTRT
ADAC_AVDD25
L/DIM0_MOSI
R251
1K
BCM_FRC/URSA5
C2420.1uF
SIDE_USB_OCD2
R226 22
R285 22
PWM_DIM
C2780.1uF
C2360.1uF
+2.5V_BCM35230
USB_AVDD33
+2.5V_BCM35230
+3.3V_Normal
HDMI_AVDD33
+1.5V_DDR
R281 22
C2730.1uF
R218 22
MODEL_OPT_4
R204 0F/NIM_EU_CN
TW9910_RESET
C2130.1uF
R221 22 BCM_L/DIM
SC_DET/COMP2_DET
R254
1K
R203 0 F/NIM_EU_CN
R265
1K
NO_T2_TUNER
C2720.01uF
IF_N
C2110.1uF
+0.9V_CORE
R215 22
PCM_MIVAL_ERR
HDMI_AVDD33
C2150.01uF
L/DIM0_VS
MODEL_OPT_0
MODEL_OPT_7
R282 22
CHB_RESET
SIDE_USB_DM HDMI_AVDD
R242100
C2760.01uFOPT
C2700.1uF
C201100pFOPT
R256
1K
S_TUNER
IF_AGC
CI_DET
+0.9V_CORE
R230 22BCM_L/DIM
C2690.1uF
+3.3V_Normal
PCM_TS_DATA[0-7]
C2830.1uF
3D_GPIO_2
FE_TS_DATA[0-7]
L211BLM18PG121SN1D
R262
1KHD
C2550.1uF
R255
1K
T2_TUNER
L204BLM18PG121SN1D
SIDE_USB_OCD1
R261
1K
NO_FRC/FRC2
R2402.7K
R225 0 OPT
PLL_MIPS_AVDDVAFE2_VDD25
ERROR_OUT
EPHY_VDD25
L218BLM18PG121SN1D
MODEL_OPT_7
L215BLM18PG121SN1D
R28322
VAFE3_DVDD
+3.3V_Normal
R2116.04K
C2970.1uF
PLL_VAFE_AVDD
DTV_ATV_SELECT
L207BLM18PG121SN1D
R260
1K
NO_FRC/BCM_FRC
R207 0 F/NIM_EU_CN
+2.5V_BCM35230
SIDE_USB_CTL1
R28610KWIFI
R2104.87K1%
M_RFModule_RESET
USB_AVDD
EPHY_RDN
R205 0 F/NIM_EU_CN
CHBO_TS_SERIAL
C2890.1uF
+2.5V_BCM35230
AV2_CVBS_DET
R220 22
3D_GPIO_0
+3.3V_Normal
L/DIM0_SCLK
C2220.01uF
VAFE3_VDD25
RF_SWITCH_CTL_2
VAFE3_VDD25
+0.9V_CORE
R222 22 BCM_L/DIM
+3.3V_Normal
R206 0 F/NIM_EU_CN
L202BLM18PG121SN1D
VDAC_AVDD33
PCM_TS_CLK
MODEL_OPT_1
+3.3V_Normal
R228 22
PLL_AUD_AVDD
+2.5V_BCM35230
C2680.1uF
EPHY_TDP
R2020
F/NIM_EU_CN
+2.5V_BCM35230
L212BLM18PG121SN1D
MODEL_OPT_4
MODEL_OPT_3
C2880.1uF
MODEL_OPT_6
EPHY_TDN
TS_VAL_ERR
C2820.1uF
+1.5V_DDR
+3.3V_Normal
L214BLM18PG121SN1D
PCM_MDI[0-7]
C27422uF
R250
1K
FRC2/URSA5
R235 100
MODEL_OPT_1
M_REMOTE_RX
R223 22
R28022
C2580.1uF
FRC_RESET
L206BLM18PG121SN1D
C2980.1uF
DC_MREMOTE
USB_AVDD33
IF_P
L219BLM18PG121SN1D
R263
1KLCD
WIFI_DM
SIDE_USB_DP
C2210.1uF
VDAC_AVDD33
MODEL_OPT_5
C2290.1uF
C2180.1uF
16V
MODEL_OPT_6
INSTANT_MODE
EPHY_RDP
PCM_RST
PLL_VAFE_AVDD25
L201
BLM18PG121SN1D
+3.3V_Normal
WIFI_DP
+0.9V_CORE
RF_SWITCH_CTL
R257
1KPHM
CHBO_TS_SYNC
+2.5V_BCM35230
R201 0OPT
+0.9V_CORE
C2930.1uF
AADC_AVDD25
R284 22
L217BLM18PG121SN1D
R214 22
+3.3V_Normal
C217
0.1uF16V
C2230.01uF
PLL_MAIN_AVDD
L210BLM18PG121SN1D
R224 22
C28422uF
PLL_MAIN_AVDD
C2670.1uF
+3.3V_Normal
C216 0.01uF
PLL_VAFE_AVDD
MODEL_OPT_5
C2750.1uFOPT
CHBO_TS_VAL_ERR
VAFE2_DVDD
+2.5V_BCM35230
+3.3V_Normal
C29222uF
R213 2K
USB_AVDD
L203BLM18PG121SN1D
VAFE2_VDD25
+3.3V_Normal
C2560.1uF
VAFE3_DVDD
DD_MREMOTE
R2121K
Non_CHB
L205BLM18PG121SN1D
PCM_MCLKI
MODEL_OPT_0
R252
1KFHD
PLL_AUD_AVDD
+3.3V_Normal
C2510.1uF16V
HDMI_AVDD
TU_TS_CLK
DSUB_DETR209 0 F/NIM_EU_CN
R216 22
C2710.01uF
EPHY_ACTIVITY
EPHY_LINK
3D_SYNC
R2331.2K
R2341.2K
R231 100
URSA_RESET
R231-*1 0
FRC2_RESETR232
4.7K
URSA_RESET
+3.3V_Normal
C20310uF10V
C20510uF10V
C24810uF10V
C24910uF10V
C25310uF10V
C25910uF10V
C26110uF10V
C26210uF
C2074.7uF10V
C2094.7uF10V
C2384.7uF10V
C2504.7uF10V
C2544.7uF
C2524.7uF10V
C2604.7uF
C2634.7uF
C2644.7uF
C2654.7uF
C2664.7uF C277
4.7uF
C2794.7uF
C2854.7uF
C2864.7uF
C2874.7uF
C2914.7uF
C2944.7uF
C2954.7uF
C2964.7uF
C2250.22uF6.3V
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
EPHY_VREFF26
EPHY_RDACD26
EPHY_TDPF27
EPHY_TDNF28
EPHY_RDPE27
EPHY_RDNE26
USB_MONCDRF5
USB_RREFE5
USB_PORT1DNC2
USB_PORT1DPD1
USB_PWRFLT_1/GPIOE1
USB_PWRON_1/GPIOD2
USB_PORT2DNB1
USB_PORT2DPC1
USB_PWRFLT_2/GPIOC3
USB_PWRON_2/GPIOC4
TCLKA/GPIOM4
TDATA_0/GPIOL5
TDATA_1/GPIOM5
TDATA_2/GPIOL6
TDATA_3/GPION3
TDATA_4/GPION1
TDATA_5/GPION2
TDATA_6/GPIOM3
TDATA_7/GPIOM2
TSTRTA/GPIOL4
TVLDA/GPION4
TCLKD/GPIOK6
TDATD_0/GPIOJ4
TDATD_1/GPIOK5
TDATD_2/GPIOJ2
TDATD_3/GPIOJ3
TDATD_4/GPIOK2
TDATD_5/GPIOK1
TDATD_6/GPIOK3
TDATD_7/GPIOL1
TSTRTD/GPIOL3
TVLDD/GPIOL2
MPEG_CLK/GPIOP4
MPEG_D_0/GPIOT2
MPEG_D_1/GPIOR3
MPEG_D_2/GPIOR2
MPEG_D_3/GPIOP3
MPEG_D_4/GPIOP2
MPEG_D_5/GPIOP1
MPEG_D_6/GPIOR6
MPEG_D_7/GPION5
MPEG_SYNC/GPIOT4
MPEG_DATA_EN/GPIOP5
MCIF_RESET/GPIOR4
MCIF_SCLK/GPIOU1
MCIF_SCTL/GPIOT3
MCIF_SDI/GPIOT1
MCIF_SDO/GPIOT5
VI_IFP0C17
VI_IFM0B17
VDDR_AGCD15
AGC_SDM_2B16
AGC_SDM_1A16
GPIO_0A15
GPIO_1C16
GPIO_2G28
GPIO_3G26
PCI_VIO_0W14
PCI_VIO_1W15
PCI_VIO_2W13
GPIO_4J5
GPIO_5R5
GPIO_6V6
GPIO_7H6
GPIO_70AE15
GPIO_71AF15
GPIO_72AG15
GPIO_73AF16
GPIO_74AD16
GPIO_75AE16
GPIO_76AG17
GPIO_77AH17
GPIO_78AE17
GPIO_79AD17
PCI_AD05AB13
PCI_AD06AC15
PCI_AD07AB12
PCI_AD08AB11
PCI_AD09/GPIOAE14
PCI_AD10/GPIOAG13
PCI_AD11/GPIOAH13
PCI_AD12/GPIOAF13
PCI_AD13/GPIOAE13
PCI_AD14/GPIOAD12
PCI_AD15/GPIOAF12
PCI_AD16/GPIOAG10
PCI_AD17/GPIOAF10
PCI_AD18/GPIOAE10
PCI_AD19/GPIOAD10
PCI_AD20/GPIOAE9
PCI_AD21/GPIOAE8
PCI_AD22AC10
PCI_AD23AC11
PCI_AD24AC8
PCI_AD25AB8
PCI_CBE00AC14
PCI_CBE01/GPIOAG12
PCI_CBE02/GPIOAH10
PCI_CBE03AB7
PCI_DEVSELB/GPIOAG11
PCI_FRAMEB/GPIOAD11
PCI_IRDYB/GPIOAE11
PCI_PAR/GPIOAD13
PCI_PERRB/GPIOAE12
PCI_REQ1BAC12
PCI_SERRB/GPIOAC13
PCI_STOPB/GPIOAH11
PCI_TRDYB/GPIOAF11
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
VDDC_1V12
VDDC_2V7
VDDC_3M10
VDDC_4N10
VDDC_5P10
VDDC_6R10
VDDC_7T10
VDDC_8U10
VDDC_9V10
VDDC_10W10
VDDC_11V13
VDDC_12L11
VDDC_13M11
VDDC_14N11
VDDC_15P11
VDDC_16R11
VDDC_17T11
VDDC_18U11
VDDC_19V11
VDDC_20W11
VDDC_21V14
VDDC_22L18
VDDC_23M18
VDDC_24N18
VDDC_25P18
VDDC_26R18
VDDC_27T18
VDDC_28U18
VDDC_29V18
VDDC_30W18
VDDC_31V15
VDDC_32L19
VDDC_33M19
VDDC_34N19
VDDC_35P19
VDDC_36R19
VDDC_37T19
VDDC_38U19
VDDC_39V19
VDDC_40W19
VDDC_41V16
VDDC_42V17
POR_VDDL10
VDDR1_1L22
VDDR1_2AA28
VDDR1_3V28
VDDR1_4R28
VDDR1_5M28
VDDR1_6J28
VDDR1_7K23
VDDR1_8M22
VDDR1_9T22
VDDR1_10T23
VDDR1_11U22
VDDR1_12Y22
DDR_LDO_VDDOR22
VDDR3_1G15
VDDR3_2H22
VDDR3_3G23
VDDR3_4AB9
VDDR3_5K7
VDDR3_6AB15
VDDR3_7L7
VDDR3_8AB14
VDDR3_9M7
VDDR3_10N6
VDDR3_11P6
AON_VDDC_1AA6
AON_VDDC_2AA7
AON_POR_VDDY7
AON_VDDR3U7
AON_VDDR10_1T7
AON_VDDR10_2T6
VSS_1K10
VSS_2K11
VSS_3K12
VSS_4L12
VSS_5M12
VSS_6N12
VSS_7P12
VSS_8R12
VSS_9T12
VSS_10U12
VSS_11W12
VSS_12K13
VSS_13L13
VSS_14M13
VSS_15N13
VSS_16P13
VSS_17R13
VSS_18T13
VSS_19U13
VSS_20W16
VSS_21K14
VSS_22L14
VSS_23M14
VSS_24N14
VSS_25P14
VSS_26R14
VSS_27T14
VSS_28U14
VSS_29K15
VSS_30L15
VSS_31M15
VSS_32N15
VSS_33P15
VSS_34R15
VSS_35T15
VSS_36U15
VSS_37K16
VSS_38L16
VSS_39M16
VSS_40N16
VSS_41P16
VSS_42R16
VSS_43T16
VSS_44U16
VSS_45K17
VSS_46L17
VSS_47M17
VSS_48N17
VSS_49P17
VSS_50R17
VSS_51T17
VSS_52U17
VSS_53W17
VSS_54K18
VSS_55K19
VSS_56H7
VSS_57G14
VSS_58AB16
VSS_59R7
VSS_60M6
VSS_61AB23
VSS_62P7
VSS_63W7
VSS_64J7
VSS_65N7
VSS_66AB10
VSS_67AC23
VSS_68AC6
VSS_69G19
VSS_70AA22
VSS_71J23
VSS_72J22
VSS_73K22
VSS_74J25
VSS_75N22
VSS_76N23
VSS_77M25
VSS_78P22
VSS_79R25
VSS_80V22
VSS_81W22
VSS_82W23
VSS_83V25
VSS_84AA25
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
AADC_AVDD25F19
ADACA_AVDD25D25
ADACC_AVDD25D24
ADACD_AVDD25E24
EPHY_BVDD25F24
EPHY_AVDD25E25
POR_VDD25F8
HDMI0_AVDDD5
HDMI0_AVDD33D4
LT0VDD25_1AE20
LT0VDD25_2AD20
LT0VDD25_3AC20
LT0VDD25_4AB20
SPDIF_IN_AVDD25D14
USB_AVDDE4
USB_AVDD33D3
VDAC_AVDD33D6
VAFE2_DVDDD18
VAFE2_AVDD25_1E17
VAFE2_AVDD25_2D16
VAFE2_DVDD25D17
VAFE3_DVDDD9
VAFE3_AVDD25_1D8
VAFE3_AVDD25_2E8
VAFE3_AVDD25_3F9
VAFE3_DVDD25E9
PLL_AUD_AVDDG25
PLL_MAIN_AVDDK4
PLL_MIPS_AVDDAD25
PLL_VAFE_AVDDD11
TVM_OSC_AVDDAE7
AUX_AVDD33U6
AADC_AVSSF20
ADACA_AVSSG22
ADACC_AVSSG21
ADACD_AVSSF22
EPHY_AVSSF23
HDMI0_AVSS_1F6
HDMI0_AVSS_2G6
LT0VSS_1AB22
LT0VSS_2AB21
LT0VSS_3AB19
LT0VSS_4AC19
LT0VSS_5AB18
LT0VSS_6AB17
LT0VSS_7AC17
SPDIF_IN_AVSSF15
USB_AVSS_1G7
USB_AVSS_2G8
VDAC_AVSSG9
VAFE2_VSS_1G20
VAFE2_VSS_2E18
VAFE2_VSS_3G18
VAFE2_VSS_4G17
VAFE2_VSS_5F18
VAFE2_VSS_6G16
VAFE2_VSS_7F16
VAFE3_VSS_1G13
VAFE3_VSS_2G12
VAFE3_VSS_3F12
VAFE3_VSS_4G11
VAFE3_VSS_5G10
VAFE3_VSS_6F10
PLL_MIPS_AVSS AD26
PLL_VAFE_AVDD25D12
TVM_OSC_AVSSAC7
R232-*1
4.7K
FRC2_RESET
NFM18PS105R0JC233
6.3V
OUTIN
GND
NFM18PS105R0JC2446.3V
OUTIN
GND
NFM18PS105R0JC204
6.3V
OUTIN
GND
R28710KWIFI
C202390pF50V
C206390pF50V
C208390pF50V
C210390pF50V
BCM_C0C210-*1220pF50V
BCM_A0/B0
C212390pF50V
C214390pF50V
C2241uF25VOPT
C2260.1uF16VOPT
C2324.7uF10V
L220
MLG1005S22NJT
POWER 2.5V
MAIN POWER
closed to soc
CORE 0.9V
close to soc
50
BCM35230
POWER 3.3V
2
MODEL_OPT_2
LOW
MODEL OPTION
HIGH
HDFHD
LCDOLED
16001333
Support
DDR speed
MODEL_OPT_3
MODEL_OPT_4
MODEL_OPT_5
MODEL_OPT_6
MODEL_OPT_7 Enable Disable
Not Support
Not SupportSupport
MODEL_OPT_0
MODEL_OPT_1
00 11
1 100
NO_FRCBCMinternalFRC
LG FRC2externalURSA5
T2 Tuner
S Tuner
PHM
use only for A0/B0 chip
Place as close as possible to the pad
Place as close as possible to the padVery close to R22 BallPlace Cap
Place as close as possible to the pad
Very close to R22 BallPlace Cap
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DSUB_B+
C305 1uF 10V
INCM_VID_AV2
INCM_G
C307 1uF 10V
INCM_G
C330 0.1uF
INCM_AUD_AV2
R328 100
SC/COMP2_L_IN
R31736
R327 100
C311 1uF 10V
R326 100
R324 0
C322 0.1uF
C335 0.1uF
INCM_SIF
SC_B/COMP2_Pb
HP_LOUT_P
SC_RE2INCM_AUD_PC
C319 0.1uF
C306 1uF 10V
AUD_SCK
INCM_B
DSUB_G+
C33922pFOPT
C30233pF50V
AV1_R_IN
INCM_VID_SC/COMP2
C320 0.1uF
SC/COMP2_R_IN
DSUB_VSYNC
TU_RESET_SUB
DSUB_HSYNC
R32012KOPT
C334 0.1uF
INCM_R
C328 0.1uF
R30436
INCM_VID_COMP1
C33822pF
OPT
INCM_TUNER
PC_R_IN
SDA3_3.3V
SCL3_3.3V
R30336
SC_RE1
AUD_MASTER_CLK
C312 1uF 10V
AV2_CVBS_IN C303 0.1uF
R329 100
C336 0.1uF
INCM_AUD_PC
C324 0.1uF
SC_R/COMP2_Pr
HP_ROUT_N
HP_DET
C34033pF
OPT
C33722pF
OPT
C329 0.1uF
INCM_VID_SC
C314 1uF 10V
SC_CVBS_IN
INCM_VID_AV1
SC_FB
R31636
HP_ROUT_P
TU_SIF
AUD_LRCH
C332 0.1uF
C310 1uF 10V
C323 0.1uFINCM_B
C313 1uF 10V
C325 0.1uF
R31910KOPT
R306751%OPT
SCART1_Lout_N
M_REMOTE_TX
R31136
SCART1_Lout_P
C321 0.1uF
INCM_TUNER
TU_RESET
INCM_AUD_SC/COMP2
AV1_CVBS_IN
R31412K
PC_L_IN
R322 0
C333 0.1uF
R323 0
C318 0.1uF
C316 1uF 10V
DSUB_R+
C331 0.1uF
INCM_AUD_SC/COMP2
SCART1_Rout_P
+3.3V_Normal
INCM_SIF
C317 0.1uF
INCM_AUD_AV2
INCM_R
TU_CVBS
AV1_L_IN
C315 1uF 10V
R315120OPT
S2_RESET
C326 0.1uF
INCM_VID_AV2
C327 0.1uF
INCM_AUD_AV1
COMP1_Pb
C304 0.1uF
INCM_VID_AV1
SCART1_Rout_N
INCM_VID_COMP1
AV2_R_IN
C309 1uF 10V
C30133pF50V
AV1_CVBS_DET
R31310K
AV2_L_IN
SC_G/COMP2_Y
COMP1_Y
HP_LOUT_N
SPDIF_OUT
+2.5V_BCM35230
C308 1uF 10V
R321 0
R305240OPT
AUD_LRCK
+2.5V_BCM35230
INCM_VID_SC/COMP2
INCM_AUD_AV1
R31236
/RST_HUB
COMP1_Pr
R3021.2K
R3011.2K
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
VI_RB6
VI_INCM_RA6
VI_GC7
VI_INCM_GA7
VI_BB7
VI_INCM_BC8
HSYNC_INC13
VSYNC_INA13
VI_Y1C9
VI_PR1A9
VI_PB1B9
VI_INCM_COMP1B8
VI_SC_R1C11
VI_SC_G1A10
VI_SC_B1B10
VI_INCM_SC1C10
VI_FB_1/GPIOD10
VI_FS1F13
VI_SC_R2A12
VI_SC_G2C12
VI_SC_B2B12
VI_INCM_SC2B11
VI_FB_2/GPIOE12
VI_FS2E14
VI_L1E15
VI_C1_1F17
VI_INCM_LC1_1E16
VI_C1_2F14
VI_INCM_LC1_2E11
VI_CVBS1C18
VI_INCM_CVBS1B18
VI_CVBS2A18
VI_INCM_CVBS2C19
VI_CVBS3A19
VI_INCM_CVBS3B19
VI_CVBS4C20
VI_INCM_CVBS4B20
VI_SIF1_1E19
VI_INCM_SIF1_1D19
VI_SIF1_2E10
VI_INCM_SIF1_2F11
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
SPDIF_INC_PB15
SPDIF_INC_NC15
SPDIF_IND_PC14
SPDIF_IND_NB14
I2SSCK_IN/GPIOG4
I2SWS_INF4
I2SSD_IN/GPIOG5
AADC_LINE_L1C25
AADC_LINE_R1B24
AADC_INCM1A24
AADC_LINE_L2E22
AADC_LINE_R2E23
AADC_INCM2D23
AADC_LINE_L3C24
AADC_LINE_R3C23
AADC_INCM3B23
AADC_LINE_L4E21
AADC_LINE_R4D21
AADC_INCM4D22
AADC_LINE_L5B22
AADC_LINE_R5C22
AADC_INCM5A22
AADC_LINE_L6F21
AADC_LINE_R6D20
AADC_INCM6E20
AADC_LINE_L7A21
AADC_LINE_R7C21
AADC_INCM7B21
I2SSCK_OUTA/GPIOAF8
I2SWS_OUTA/GPIOAF9
I2SSD_OUTA0/GPIOAG9
I2SSOSCK_OUTA/GPIOAC9
I2SSD_OUTA1/GPIOAD8
I2SSD_OUTA2/GPIOAD9
I2SSCK_OUTC/GPIOE2
I2SWS_OUTC/GPIOF2
I2SSD_OUTC/GPIOE3
I2SSOSCK_OUTC/GPIOF3
I2SSCK_OUTD/GPIOG2
I2SWS_OUTD/GPIOG3
I2SSD_OUTD/GPIOG1
I2SSOSCK_OUTD/GPIOH1
SPDIF_OUTA/GPIOB13
AUDMUTE_0/GPIOAG8
AUDMUTE_1E13
ADAC_AL_NC28
ADAC_AL_PC27
ADAC_AR_ND28
ADAC_AR_PD27
ADAC_CL_NC26
ADAC_CL_PA27
ADAC_CR_NB27
ADAC_CR_PB28
ADAC_DL_NB25
ADAC_DL_PA25
ADAC_DR_NA26
ADAC_DR_PB26
R3100
R3180
R325 0NON_EU
R325-*1
10
EU
LGE35230IC101-*1
BCM_CAPVI_R
B6
VI_INCM_RA6
VI_GC7
VI_INCM_GA7
VI_BB7
VI_INCM_BC8
HSYNC_INC13
VSYNC_INA13
VI_Y1C9
VI_PR1A9
VI_PB1B9
VI_INCM_COMP1B8
VI_SC_R1C11
VI_SC_G1A10
VI_SC_B1B10
VI_INCM_SC1C10
VI_FB_1/GPIOD10
VI_FS1F13
VI_SC_R2A12
VI_SC_G2C12
VI_SC_B2B12
VI_INCM_SC2B11
VI_FB_2/GPIOE12
VI_FS2E14
VI_L1E15
VI_C1_1F17
VI_INCM_LC1_1E16
VI_C1_2F14
VI_INCM_LC1_2E11
VI_CVBS1C18
VI_INCM_CVBS1B18
VI_CVBS2A18
VI_INCM_CVBS2C19
VI_CVBS3A19
VI_INCM_CVBS3B19
VI_CVBS4C20
VI_INCM_CVBS4B20
VI_SIF1_1E19
VI_INCM_SIF1_1D19
VI_SIF1_2E10
VI_INCM_SIF1_2F11
BCM35230
3MAIN AUDIO/VIDEO 50
Run Along DSUB_R Trace
PHONE JACK
Near
TU2101/2TU2201/2/3
Near
Near
AUDIO INCM
JK1104
Near
Near
Near
JK1102
Route Between PC_L_IN & PC_R_IN Trace
Route Between AV2_L_IN & AV2_R_IN Trace
Run Along AV1_CVBS Trace
JK1102
Run Along TUNER_CVBS_IF_P Trace
JK1103JK2501
Run Along DSUB_G Trace
Run Along COMP_Y_IN,COMP_Pr_IN,COMP_Pb_IN Trace
Run Along COMP_Y_IN,COMP_Pr_IN,COMP_Pb_IN/SC R,G,B Trace
VIDEO INCM
Route Along With TUNER_SIF_IF_N
Run Along DSUB_B Trace
Near
Run Along AV2_CVBS Trace
Near
JK1103JK2501
P801
JK1101
TU2101/2TU2201/2/3
Route Between AV1_L_IN & AV1_R_IN Trace
Route Between SC/COMP2_L_IN & SC/COMP2_R_IN Trace
Near
P801
Near
Near
P801
Near
JK801
Near
JK1104
BCM35230_with_CAP_220pF
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DDR_DQ[6]
DDR_DQ[20]
DDR_DQ[25]
DDR_DQ[27]
DDR_DQ[29]
DDR_DQ[23]
DDR_DQ[9]
DDR_DQ[0]
DDR_DQ[9]
DDR_DM[0]
DDR_DQ[24]
DDR_DQ[22]
DDR_DM[1]
DDR_DQ[14]
DDR_DQ[20]DDR_DQ[4]
DDR_DQ[5]
DDR_DQ[23]
DDR_DQ[30]
DDR_DQ[11]
DDR_DQ[21]
DDR_DQ[1]
DDR_DQ[21]
DDR_DQ[16]
DDR_DQ[3]
DDR_DM[2]
DDR_DQ[17]
DDR_DQ[2]
DDR_DQ[1]
DDR_DQ[27]
DDR_DQ[6]
DDR_DQ[8]
DDR_DQ[5]
DDR_DQ[16]
DDR_DQ[15]
DDR_DQ[7]
DDR_DQ[15]
DDR_DQ[30]
DDR_DQ[13]
DDR_DQ[12]
DDR_DQ[11]
DDR_DQ[26]
DDR_DM[3]
DDR_DQ[0]
DDR_DQ[28]
DDR_DQ[14]
DDR_DQ[13]
DDR_DQ[7]
DDR_DQ[31]
DDR_DQ[24]
DDR_DQ[26]
DDR_DQ[17]
DDR_DQ[19]
DDR_DQ[22]
DDR_DQ[28]
DDR_DQ[19]
DDR_DQ[4]
DDR_DQ[18]DDR_DQ[2]
DDR_DQ[12]
DDR_DQ[29]
DDR_DQ[10]DDR_DQ[31]
DDR_DQ[8]
DDR_DQ[25]
DDR_DQ[3]
DDR_DQ[10]
DDR_DQ[18]
+1.5V_DDR
C4150.01uF
R419561%
DDR_AA2
C440 1uF
DDR_AA11
C4160.01uF
DDR_CKE
DDR_BAA2
K4B2G1646CIC402
DDR_1333_SSA0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
AR402 56
DDR_AA0
DDR_AA14
DDR_AA7
DDR_AA10
R4304.7KOPT
DDR_AA3
C438 1uF
DDR23_AA4
DDR_DQ[24-31]
DDR_BAA0
DDR_BAA0
DDR_DQ[16-23]
DDR23_AA5
AR405 56
DDR01_AA4
R414 10K
DDR_BAA2
DDR_BAA2
R426 56
DDR_AA3
DDR_DQ[24-31]
DDR_BAA0
DDR01_AA5
R424 56
DDR_AA11
DDR23_AA4
R412561%
DDR_DQ[6]
+1.5V_DDR
DDR_QS2b
C4121uF
DDR23_CLK
C437100pF
DDR_QS2
+1.5V_DDR
DDR_CASb
DDR_VREFA
DDR_AA12
DDR01_AA4
C4350.01uF
DDR_RASb
DDR_AA0
DDR_DQ[10]
DDR_AA2
C4360.01uF
DDR_QS0
DDR_RASb
C441 1uF
DDR_DQ[0]
DDR_AA11
DDR_AA7
DDR01_CLK
DDR_AA13
DDR23_CLKb
DDR_AA3
R4314.7KOPT
DDR_QS1b
R411 240
1%
+1.5V_DDR
C4531uF6.3V
DDR01_AA6
DDR_AA2
DDR_QS3b
DDR_AA0
DDR_AA14
R4054.7K
DDR_1333
DDR_RASb
C4541uF6.3V
DDR_AA9
DDR_AA14
DDR_QS3b
DDR_DQ[1]
DDR_AA8
R4024.7KOPT
R42982
C4261uF
AR401 56
DDR_RESETb
DDR_AA12
DDR01_CLKb
DDR_VREFA
DDR23_AA6
DDR_WEb
+1.5V_DDR
DDR_AA14
DDR_DM[1]
C442100pF
DDR23_CLK
R427 56
DDR_DM[0]
DDR_DQ[4]
DDR_DQ[8-15]
DDR_CKE
+1.5V_DDR
AR406 56
DDR_AA10
R421 240
1%
DDR_QS1
AR403 56
R4074.7K
R420 10K
DDR_QS0b
DDR_RASb
DDR_AA8
DDR_AA3
DDR_WEb
DDR_AA2
DDR_AA1
DDR01_AA5
DDR_AA8
DDR_AA13
DDR23_AA5
+1.5V_DDR
DDR_DM[3]
DDR_AA7
DDR_QS1
DDR_DM[2]
R4084.7K
DDR_AA1
R4164.99K1%
R413561%
DDR23_AA4
DDR_AA8
C417470pF
DDR23_AA5
R4224.99K1%
R4044.7KOPT
C450 0.1uF
DDR_CKE
DDR_BAA1
DDR_DQ[5]
DDR_RESETb
DDR01_AA5
+1.5V_DDR C451 0.1uF
DDR_AA12
DDR_CASb
DDR_BAA2
DDR_QS1b
DDR23_AA6
DDR_RESETb
DDR_AA9
DDR_BAA1
AR404 56
DDR_AA9
DDR_WEb
DDR_RESETb
R4064.7KOPT
DDR_DQ[8]
R4104.7KOPT
DDR_CASb
R4094.7KOPT
DDR_VREFA
R425 56 OPT
+1.5V_DDR
DDR01_AA6
DDR_AA13
DDR_AA10
DDR_BAA0
DDR01_CLKb
C4191000pF
DDR_AA10
DDR_CASb
R415 240
1%
DDR01_AA6
K4B2G1646CIC401
DDR_1333_SSA0
N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
DDR_AA13
+1.5V_DDR
R4014.7K
DDR_1333
DDR_AA11
DDR_AA1
DDR_QS2
C452 0.1uF
DDR_QS3
DDR_CKE
DDR_BAA1
DDR_QS0
+1.5V_DDR
R4034.7K
DDR_AA12
R418561%
DDR01_CLK
C4551uF6.3V
DDR_QS2b
DDR_DQ[3]
R4234.99K1%
DDR_DQ[2]
DDR_AA9
+1.5V_DDR
DDR_BAA1
DDR_DQ[16-23]
DDR_AA0
DDR_DQ[8-15]
DDR23_CLKb
DDR_WEb
DDR_AA1
R42882
C4011000pF
DDR_DQ[0-7]
C4391uF
DDR_DM[0-3] DDR_QS3
R4174.99K1%
DDR_AA7
DDR23_AA6
DDR_DQ[7]
DDR_QS0b
DDR_DQ[0-7]
DDR01_AA4
DDR_DQ[9]
R4324.7KOPT
C40510uF
C42510uF
C42310uF
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
DDR_DQA_0U26
DDR_DQA_1R26
DDR_DQA_2U27
DDR_DQA_3R27
DDR_DQA_4V27
DDR_DQA_5P26
DDR_DQA_6U25
DDR_DQA_7P27
DDR_DQA_8R24
DDR_DQA_9N24
DDR_DQA_10T25
DDR_DQA_11M23
DDR_DQA_12R23
DDR_DQA_13N25
DDR_DQA_14T24
DDR_DQA_15N26
DDR_DQA_16L26
DDR_DQA_17H27
DDR_DQA_18L27
DDR_DQA_19J26
DDR_DQA_20M27
DDR_DQA_21G27
DDR_DQA_22M26
DDR_DQA_23H26
DDR_DQA_24L23
DDR_DQA_25H25
DDR_DQA_26L24
DDR_DQA_27J24
DDR_DQA_28M24
DDR_DQA_29H23
DDR_DQA_30L25
DDR_DQA_31H24
DDR_DMA_0T26
DDR_DMA_1P25
DDR_DMA_2J27
DDR_DMA_3K24
DDR_DQSA_P_0T27
DDR_DQSA_N_0T28
DDR_DQSA_P_1P24
DDR_DQSA_N_1P23
DDR_DQSA_P_2K27
DDR_DQSA_N_2K28
DDR_DQSA_P_3K25
DDR_DQSA_N_3K26
DDR_ADA_0V23
DDR_ADA_1AB27
DDR_ADA_2Y23
DDR_ADA_3Y26
DDR_ADA_4AB26
DDR_ADA_5Y24
DDR_ADA_6AC26
DDR_ADA_ALT_4AB24
DDR_ADA_ALT_5AC25
DDR_ADA_ALT_6AC24
DDR_ADA_7AB25
DDR_ADA_8AD28
DDR_ADA_9Y25
DDR_ADA_10AA27
DDR_ADA_11AC27
DDR_ADA_12AA26
DDR_ADA_13AA24
DDR_ADA_14AD27
DDR_BAA_0Y27
DDR_BAA_1AB28
DDR_BAA_2W24
DDR_RASA_NV24
DDR_CASA_NW25
DDR_WEA_NV26
DDR_CKEAU24
DDR_CKA01_PW27
DDR_CKA01_NW28
DDR_CKA23_PN28
DDR_CKA23_NN27
DDR_VREFAU23
DDR_RST_NAA23
DDR_ZQW26
C4212.2uF
C4032.2uF
C4072.2uF
NFM18PS105R0JC4106.3V
OUTIN
GND
NFM18PS105R0J
C4326.3V
OUTIN
GND
NFM18PS105R0J
C4336.3V
OUTIN
GND
NFM18PS105R0J
C4026.3V
OUTIN
GND
K4B2G1646C-HCK0IC402-*1
DDR_1600_SS
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
K4B2G1646C-HCK0IC401-*1
DDR_1600_SSA0
N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
C404 0.1uF
C406 0.1uF
C408 0.1uF
C409 0.1uF
C411 0.1uF
NT5CB128M16BP-CGIC401-*2
DDR_1333_NANYA
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12N7
NC_6T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_7T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
NT5CB128M16BP-CGIC402-*2
DDR_1333_NANYA
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12N7
NC_6T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_7T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
NT5CB128M16BP-DIIC401-*3
DDR_1600_NANYA
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12N7
NC_6T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_7T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
NT5CB128M16BP-DIIC402-*3
DDR_1600_NANYA
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12N7
NC_6T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_7T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
BCM35230
Bus Width : DDR_DQ[10]0 - 16b1 - 32b (O)Chip Width : DDR_DQ[8]0 - 8b1 - 16b (O)Chip Size : DDR_DQ[6:5]00 - 4Gbit01 - 2Gbit (O)10 - 1Gbit11 - 512Mbit
DUAL COMPONENT
IC401-*1IC402-*1
1ST : T-K4B2G1646B_HCK0, 2ND : T-H5TQ2G63BFR-PBC
DDR STRAP
4
JEDEC Types : DDR_DQ[0:4]00001 : DDR3-1333H (CasL=9)10101 : DDR3-1600K (CasL=11) (O)
MAIN DDR 50
IC401,IC402 1ST : EAN61667501, 2ND : EAN61570701
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THERMAL
THERMAL
THERMAL
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R524
0
POWER_24_GND
R55210KOPT
L503MLB-201209-0120P-N2
C5100.01uF50V
R558-*1
22K
5V_PANEL
A_DIM
+2.5V_BCM35230
0R540NON_OPC/NON_IOP
PWM_DIM_22
+3.5V_ST
C5190.1uF
50V
C50310uF16V
+12V
+0.9V_CORE
Q502
RT1P141C-T112
1
2
3
R543
6.8K
OPT
C5130.1uF16V
C5303300pF50V
R54710K
PANEL_VCC
+3.3V_Normal
R55410K
OPT
A_DIM_20
POWER_ON/OFF2_1
C5580.1uF16V
OPT
C5320.1uF16V
OPT
R575
2K
1/8W
PANEL_DISCHARGE_REG
L5093.6uH
INV_CTL
R531 0POWER_20_A_DIM
C54610uF16V
A_DIM_20
C5071000pF50V
INV_CTL_18
R559
1.8K
12V_PANEL
R535 0POWER_22_A_DIM
C509220pF50V
PANEL_CTL
R56610K
R52210KOPT
R505
6.8K
C560
1uF
25V
OPT
Q5042SC3052E
B
C
0R527
POWER_24_PWM_DIM
0R526
POWER_22_PWM_DIM
C53847uF10V
+5V_Normal
L5163.6uH
NR8040T3R6N
R520100
R577 4.7
0.1uFC533
OPT
+12V
R576
2K
1/8W
PANEL_DISCHARGE_REG
+3.5V_ST
L514BLM18PG121SN1D
R572
10K
1%
C555
2700pF
+3.5V_ST
C5510.1uF50V
+12V
ERROR_OUT_24
L5153.6uH
NR8040T3R6N
R532100 POWER_18_INV_CTL
R501
12K
1/16W
1%
C5810.1uF16VNON_PD_+3.5V
C557
2200pF
C527
10uF
6.3V
C52810uF16V
+24V
A_DIM
C50510uF16V
C56822uF10V
R50210K
IC505
AOZ1024DI
DCDC_OLDEAN60660601 1
PGND
2
VIN
3AGND
4FB
5COMP
6EN
7LX
+3.3V_Normal
R542
10K
C52222uF10V
0R538
POWER_20_PWM_DIM
Q5012SC3052
E
B
C
R567
51K
1%
C5080.1uF16V
+5V_USB
C564100pF50V
OPT
C516
4.7uF
10V
R578 4.7
L501MLB-201209-0120P-N2
R54418K1%
INV_CTL_18
R55110K OPT
R536
10K
+3.5V_ST
R51505%
PD_+3.5V
POWER_ON/OFF2_1
C5590.1uF16V
OPT
C52447uF10V
OPT
R533
0
POWER_18_A_DIM
C565100pF50V
OPT
C5311uFOPT
R558
10K
12V_PANEL
R56510K
C5630.1uF50V
+3.3V_Normal
L506
120-ohmR507
10K OPT
C52510uF10V
R568
1.5K
1%
+12V
L502
BLM18PG121SN1D
+12V
Q5062SC3052
E
B
C
R570
51K
1%
C56722uF10V
L507
BLM18PG121SN1D
C537
50VOPT
R52810K
OPT C57122uF16VOPT
+3.5V_ST
L504MLB-201209-0120P-N2
PWM_DIM
P502FW20020-24S
NORMAL_26~55
19
14
9
4
18
13
8
3
17
12
7
2
16
11
6
1
20
15
10
5
21 22
23 24
ERROR_OUT
C5200.1uF16V
ESD
POWER_ON/OFF2_1
C52322uF10V
OPT
ERROR_OUT
+3.5V_ST
R52513K
R550
10K
1%
Q5052SC3052
E
B
C
+3.3V_Normal
0R541POWER_24_ERROR_OUT
POWER_ON/OFF2_2
C55210uF
25V
PWM_DIM_22
R55522K
R5084.7K
R55722K
0R529POWER_20_ERROR_OUT
R5042K
R537100
POWER_24_INV_CTL
POWER_ON/OFF2_2
R559-*1
2.7K
5V_PANEL
R5234.7KERROR_OUT_PULL_UP
L513BLM18PG121SN1D
R519100
NON_PD_+3.5V
PWM_DIM
IC504AP2132MP-2.5TRG1
EAN61387601
3
VIN
2
EN
4
VCTRL
1
PG
5
NC
6
VOUT
7
ADJ
8
GND
9
[EP]
+12V
+24V
+5V_Normal
C54510uF16V
R549
4.7K
1%
Q507AO3407A
G
DS
R506330
L511
MLB-201209-0120P-N212V_PANEL
ERROR_OUT_24
R5461K
+12V
C5800.1uF16V
A_DIM
POWER_DET
P501
SMAW200-H24S2
SLIM_32~55
1912V
14 GND
93.5V
4 24V
18 INV ON
13GND
8 GND
324V
1712V
12 3.5V
7GND
2 24V
16 GND/V-sync
113.5V
6 GND
1PWR ON
20 A.DIM
15GND
10 3.5V
5GND
2112V 22 P.DIM1
23GND/P.DIM2 24 Err OUT
25C506
0.1uF50V
R548
27K
1%
R569
10K
1%
RL_ON
R55347K
C515
0.47uF
25V
+1.5V_DDR
R59110KPOWER_ON/OFF1
+3.5V_ST
R518
0
POWER_16_GND
C5910.1uF16V
C53910uF6.3V
C594
22uF
10V
560pF
C593
50V
10uFC590
10V
L517
BLM18PG121SN1D
L/DIM0_VS
L_VSR574 0POWER_16_URSA_SCAN
R573 0
POWER_16_BCM_SCAN
R5954.3K1%
R5933.9K1%
R5921K1%
R510-*34.7K1%
PD_+18.5V
R510-*45.6K1%
PD_+20V
R511-*31.21K
1%
PD_+18.5VR511-*41.3K1%
PD_+20V
R517100K
R516100K
NON_PD_+3.5V
R5122.7K1%
PD_+12V
R5131.21K1%
NON_PD_+3.5V
R5108.2K1%
PD_24V
R5111.5K1%
PD_24V
C5500.01uF
50V
C53422uF10V
C53522uF10V
Q503AON7430
3 S_3
2 S_2
4 G
1 S_1
5D
Q508AON7200
3S_3
2S_2
4G
1S_1
5 D
L505
1uH
IC508
AP7173-SPG-13 HF(DIODES)
3VCC
2PG
4EN
1IN
5GND
6SS
7FB
8OUT
9
[EP]
IC501TPS40192DRCR
3COMP
2FB
4VDD
1ENABLE
5PGD
6BP5
7LDRV
8BOOT
9SW
10HDRV
11
EP_GND
R56412K
R563
12K
IC506AOZ1073AIL-3
3AGND
2VIN
4FB
1PGND
5COMP
6EN
7LX_1
8LX_2
IC507AOZ1073AIL-3
3AGND
2VIN
4FB
1PGND
5COMP
6EN
7LX_1
8LX_2
C504100pF
50V
R503
1K
R571
3.6K
1/16W
1%
R54556K1%
IC502
NCP803SN293
NON_PD_+3.5V
1
GND
3VCC 2 RESET
IC503
NCP803SN293
1
GND
3VCC 2 RESET
0.9V_CORE_FB
0.9V_CORE_FB
IC505-*1
AOZ1024DI(SORTING)
DCDC_NEW
EAN60660602 1PGND
2VIN
3AGND
4FB
5COMP
6EN
7LX
R575-*1
3K
1/8W
21:9_PANEL_DISCHARGE_REG
R576-*1
3K
1/8W
21:9_PANEL_DISCHARGE_REG
C57022uF10V
DUAL COMPONENT
+1.5V_DDR
Err_out
PANEL_POWERQ502
R1
+2.5V_BCM35230
+3.3V_NORMAL
22
LED:GND
FROM LIPS & POWER B/D
IC502,IC503
Max 960 mA
R2
INV_ON
20
Vout=0.8*(1+R1/R2)
R1
Q501,Q504,Q505,Q506
PWM_DIM
R2
Err_out
Switching freq: 500K
PIN No
R2
+5V_USB+WIFI
A-DIM
58
R1
Vout=0.591*(1+R1/R2)
Vout=0.6*(1+R1/R2)
Placed on SMD-TOP
OS Module OPT
5
15V-->3.6V
Vout=0.8*(1+R1/R2)
CMO(09)
<OS MODULE PIN MAP>
24
1ST : EAN61151001, 2ND : EAN60670101
20V-->3.5V
TYP 1450mA
LGD
R2
1ST : 0TRIY80001A 2ND : 0TR387500AA
Power_DET
PWM_DIM
Switching freq: 500K
AUO
3A
A-DIM
GND
ST_3.5V-->3.5V
CHECK PWR/MODULE PIN MAP
Max 7350 mA
Placed on SMD-TOP
INV_ON
MAX 2.8A
PWM_DIM
PWM_DIM
not to RESET at 8kV ESD
Vout=0.8*(1+R1/R2)
3A
R1
INV_ON
MAX 1A
TEST
Vout=0.8*(1+R1/R2)
NC
Switching freq: 500K
24V-->3.48V
2A
1ST : EBK60752501, 2ND : EBK61011501
SHARP
Placed on SMD-TOP
Max 800mA
Err_out
12V-->3.58V
Q507
INV_ON
Switching freq: 600K
BCM35230
POWER
R2
R1
1ST : 0TRIH80004A, 2ND : EBK61012501, 3RD : 0TR102009AM
MAX 1.9A
4A
18
+5V_Normal
+0.9V_CORE_BCM35230
V4:VBR-AV5:NC
#16/#20/#23LD - GND OR USELE(N.L.D.) - OPENLE(L.D.) - USE
R2
R1
Vout=0.8*(1+R1/R2)
1.5A
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
+3.5V_ST
EDID_WP
C602
13pF50V
R645
270K
OPT
SCART_MUTE
KEY2
NEC_ISP_Rx
C607
15pF
R624
10K
10YEAR_TOOL
NEC_RXD
MICOM_RESET
R619
22
SIDE_HP_MUTE
R612
10K
LCD/OLED
X60110MHz
POWER_ON/OFF1
R613
10K
TOUCH_KEY
R616
22
+3.5V_ST
R622
10K
I2C LED
R628
4.7K
+3.5V_ST R644
47K
KEY1
+3.5V_ST
+3.5V_ST
+3.5V_ST
R617 22
R615 22
R641
0
MODEL1_OPT_0
MODEL1_OPT_1
C609
1uF
C6040.1uF
RL_ON
R626
4.7K
R647 20K
1/16W1%
+3.5V_ST
OCD1A
EEPROM_SCL
INSTANT_MODE
MODEL1_OPT_1
R642
4.7MOPT
AMP_RESET_N
S/T_SCL
C605
0.1uF
FLMD0
EEPROM_SDA
LED_B/LG_LOGO
R638
22
OPT
R601
47K
AMP_MUTE
R625
10K
11YEAR_TOOL
R646
20K
1/16W
1%
GND
R632 22
MODEL1_OPT_2
MODEL1_OPT_0
R614
10K
TACT_KEY
R602 100
R637
47K
OPT
NEC_ISP_Tx
C606
15pF
R610 10K
R611
10K
PDP/3D
X602
32.768KHz
OCD1B
R605 100
MODEL1_OPT_2
R621 22
INV_CTL
R629 22
NEC_ISP_Tx
R639
10K
R606 10K
NEC_TXD
R607 10K
+3.5V_ST
R603 100
PANEL_CTL
MODEL1_OPT_3
MICOM_DOWNLOAD
+3.5V_ST
POWER_ON/OFF2_1
GND
R631 22
NEC_ISP_Rx
R604 100
R643
22
S/T_SDA
LED_R/BUZZ
C603
13pF50V
C6080.1uF16V
R640
10K
R623
10K
PWM_LED
FLMD0
EEPROM_SDA
HDMI_CEC
SDA2_3.3VR630 22
WIRELESS_DET
NEC_ISP_Rx
IC602
uPD78F0514
NEC_MICOM
1P60/SCL0
2P61/SDA0
3P62/EXSCL0
4P63
5P33/TI51/TO51/INTP4
6P75
7P74
8P73/KR3
9P72/KR2
10P71/KR1
11P70/KR0
12P32/INTP3/OCD1B
13
P31/INTP2/OCD1A
14
P30/INTP1
15
P17/TI50/TO50
16
P16/TOH1/INTP5
17
P15/TOH0
18
P14/RXD6
19
P13/TXD6
20
P12/SO10
21
P11/SL10/RXD0
22
P10/SCK10/TXD0
23
AVREF
24
AVSS
25 ANI7/P2726 ANI6/P2627 ANI5/P2528 ANI4/P2429 ANI3/P2330 ANI2/P2231 ANI1/P2132 P20/ANI033 P13034 P01/TI010/TO0035 P00/TI00036 P140/PCL/INTP6
37
P120/INTP0/EXLVI
38
P41
39
P40
40
RESET
41
P124/XT2/EXCLKS
42
P123/XT1
43
FLMD0
44
P122/X2/EXCLK/OCD0B
45
P121/X1/OCD0A
46
REGC
47
VSS
48
VDD
POWER_ON/OFF2_2
R649 0
OPT
OCD1A
MICOM_DOWNLOAD
+3.5V_ST
IR
POWER_DET
MICOM_RESET
MODEL1_OPT_3
P60112505WS-12A00
1
2
3
4
5
6
7
8
9
10
11
12
13
OCD1B
IC601M24C16-WMN6T
3NC/E2
2NC/E1
4VSS
1NC/E0
5SDA
6SCL
7WC
8VCC
NEC_ISP_Tx
EEPROM_SCL
R627
4.7K
SCL2_3.3V
+3.5V_ST
R6364.7K
R63322
OPT
SOC_RESET
WIRELESS_PWR_EN
Q6012SC3052
E
B
C
SW1JTP-1127WEM
12
4 3
R648 10K
BCM35230
MICOM
EEPROM for Micom
30MODEL_OPT_2
MICOM MODEL OPTIONPWM_LED
LOW
11
MODEL_OPT_0
PIN NAME
31
8
HIGH
For Debug
11YEAR_TOOL(11 SENSOR)
10YEAR_TOOL(10 SENSOR)
50
PDP/3D
6
MODEL OPTION
MODEL_OPT_3
TACT_KEY
10Mhz Crystal
LCD/OLED
MODEL_OPT_1 I2C_LED
TOUCH_KEY
PIN NO.
HIGHLOW_SMALL
MODEL_OPT_3
TBD
1
LCD
1
0
0 10
MODEL_OPT_2
MODEL_OPT_1
OLED 3D
0 0
10
1
PDP
LOW
1
NEC MICOM
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
CI_TS_DATA[1]
NAND_DATA[6]
FE_TS_DATA[3]
PCM_MDI[3]
NAND_DATA[5]
CI_DATA[1]
PCM_ADDR[2]
PCM_ADDR[4]
PCM_ADDR[9]
FE_TS_DATA[2]
CI_TS_DATA[5]
CI_DATA[6]
FE_TS_DATA[1]
PCM_TS_DATA[2]
CI_DATA[7]
PCM_ADDR[12]
CI_ADDR[1]
NAND_DATA[2]
CI_MDI[5]PCM_MDI[5]
PCM_MDI[7]
CI_DATA[2]
PCM_TS_DATA[4]
CI_DATA[0]
CI_MDI[4]
CI_MDI[0]
CI_TS_DATA[7]
CI_MDI[1]
CI_DATA[6]
CI_MDI[5]
NAND_DATA[4]
CI_MDI[0]
FE_TS_DATA[0]
CI_ADDR[14]
CI_ADDR[10]
CI_TS_DATA[2]
PCM_MDI[6]
PCM_MDI[2]
PCM_TS_DATA[5]
CI_DATA[0]
CI_TS_DATA[6]
CI_MDI[3]
CI_MDI[6]
PCM_TS_DATA[3]
NAND_DATA[0]
CI_MDI[6]
CI_ADDR[8]
PCM_TS_DATA[6]
FE_TS_DATA[4]
PCM_MDI[4]
PCM_MDI[0]
PCM_TS_DATA[1]CI_TS_DATA[0]
CI_ADDR[6]
NAND_DATA[7]
CI_MDI[2]
PCM_ADDR[3]
CI_DATA[7]
CI_DATA[5]
CI_MDI[7]
FE_TS_DATA[6]
CI_MDI[4]
PCM_ADDR[7]
PCM_TS_DATA[7]
CI_ADDR[0]
PCM_ADDR[11]
CI_TS_DATA[4]
PCM_TS_DATA[0]
CI_MDI[1]
FE_TS_DATA[5]
CI_DATA[3]
CI_MDI[7]
CI_DATA[3]
CI_DATA[2]
CI_ADDR[5]
CI_DATA[1]
CI_DATA[4]
CI_TS_DATA[3]
CI_DATA[5]
CI_DATA[4]
CI_MDI[2]
CI_MDI[3]
PCM_MDI[1]
FE_TS_DATA[7]
NAND_DATA[3]
PCM_ADDR[13]
NAND_DATA[1]
CI_TS_SYNC
R1954 22CI
R197022
CI
R1961 22CI
P190110067972-000LF CI
G1G2
57TS_OUT_CLK
21 ADDR12
52VPP
16 /IRQA
10 ADDR11
47TS_IN0
41TS_OUT7
5 DAT6
36/CI_DET1
59CI_WAIT
23 ADDR6
45IOWR
54TS_IN5
18 VPP
49TS_IN2
43VS1
13 ADDR13
7 /CARD_EN1
38TS_OUT4
2 DAT3
25 ADDR4
56TS_IN7
20 TS_IN_CLK
51VCC
15 /WR_EN
9 /O_EN
46TS_IN_SYN
40TS_OUT6
4 DAT5
35GND
58CI_RESET
22 ADDR7
53TS_IN4
17 VCC
11 ADDR10
48TS_IN1
42CARD_EN2
12 ADDR8
6 DAT6
37TS_OUT3
1 GND
24 ADDR5
55TS_IN6
19 TS_IN_VAL
50TS_IN3
44IORD
14 ADDR14
8 ADDR10
39TS_OUT5
3 DAT4
26 ADDR360INPACK
27 ADDR261REG
28 ADDR162TS_OUT_VAL
29 ADDR063TS_OUT_SYN
30 DAT064TS_OUT0
31 DAT1
32 DAT2
33 /IO_BIT
34 GND
65TS_OUT1
66TS_OUT2
67/CI_DET2
68GND
69
R1902 22 CI
R193310KOPT
R1917 22 OPT
L1901
BLM18PG121SN1D
CI
R1909 22 OPT
R1953 22CI
R1919 22 OPT
CI_TS_DATA[3]
+3.3V_CI
AR1903 22 OPT
R1986 22CI
NIM_TS_SYNC
/PCM_WECI 15
/CI_EN1
CI_ADDR[5]
CI_ADDR[0]
R1960 22CI
PCM_ADDR[13]
NIM_VAL_ERR R192910KOPT
/PCM_IRQA
C19094.7uF16VOPT
C19140.1uF16V
CI
CI_TS_DATA[6]
PCM_TS_CLK
R1922 22 CI
+5V_CI_ON
/CI_CE1
R1957 22CI
CI_ADDR[11]
/CI_CE1
C1912
0.1uF
16V
CI
R194110KCI
R1927 22 CI
R1967 22 CI
NAND_REb
+3.3V_Normal
R1938 62CI
+5V_CI_ON
R197110KCI
R1951 22CI
CI_MDI[0-7]
R1907 22 CI
+3.3V_CI
/CI_CD2
+5V_CI_ON
/CI_CD1
R194010K
OPT
NIM_TS_CLK
C19010.1uF16V
OPT
+5V_Normal
PCM_TS_DATA[0-7]
R194610KOPT
+3.3V_CI
PCM_ADDR[9]
NAND_WEb
R1910 22 OPT
R1901 22 CI
C19020.1uF16V
OPT
/PCM_IORD
Q1902AO3407A
CI
G
DS
/CI_CD2
CI_ADDR[1]
CI_TS_CLK
C19110.1uF16V
OPT
R196910KCI
CI_ADDR[9]
C19150.1uF16V
OPT
R1980 100 CI
R1945 10K
OPT
R196610KCI
R198510KCI
R1936 0
OPT
R1949 22CI
R1937 62
CI
R1959 22CI
PCM_MCLKI
PCM_TS_SYNC
C19040.1uFCI
CI_MIVAL_ERR
CI_ADDR[13]
CI_MISTRT
R1947 22CI
PCM_ADDR[4]
PCM_MDI[0-7]
PCM_ADDR[9]
+3.3V_CI
R1931 22 CI
CI_ADDR[12]
R1918 22 OPT
R1903 22 CI
PCM_MIVAL_ERR
R193910KCI
PCM_ADDR[12]
PCM_ADDR[12]
IC190374LVC245A
CI
3A1
2A0
4A2
1DIR
6A4
5A3
7A5
8A6
9A7
10GND
11B7
12B6
13B5
14B4
15B3
16B2
17B1
18B0
19OE
20VCC
CI_TS_DATA[0-7]
NAND_REb
PCM_ADDR[13]
R1956 22CI
/PCM_OE CI 9
CI_ADDR[2]
CI_ADDR[0]
PCM_ADDR[3]
+3.3V_CI
IC190474LVC1G32GW
CI
3GND
2A
4 Y
1B 5 VCC
+3.3V_CI
CI_MDI[0-7]
CI_TS_VAL
PCM_ADDR[2]
CI_TS_DATA[0]
R1948 22CI
CI_ADDR[10]
C19080.1uF
CI
CI_ADDR[3]
C19060.1uF16V
OPT
R1958 22CI
R19424.7K
CI
R1934 10K OPT
/PCM_IOWR
R1965
47
CI
FE_TS_DATA[0-7]
/PCM_OE
/PCM_WAIT
CI_TS_DATA[1]
NAND_REb
NAND_RBb
R1962 22CI
C19070.1uF
CI
AR1904 100 CI
/PCM_IOWRCI 45
PCM_5V_CTL
CI_MISTRT
CI_TS_VAL
R1963 22CI
L1902BLM18PG121SN1D
CI
PCM_TS_VAL
GND
+3.3V_CI
CI_MCLKI
R1952 22CI
PCM_ADDR[7]
R1935 0 CI
R1904 22 CI CI_TS_DATA[5]
/CI_EN1
/CI_EN1
Q19012SC3052CI
E
B
C
CI_DATA[0-7]
R1964 22CI
NAND_DATA[0-7]
NAND_CLE
CI_ADDR[8]
PCM_MISTRT
CI_TS_CLK
R1928 22 CI
R193210KCI
R197210KCI
CI_ADDR[4]
/CI_CD1
R197310KCI
CI_MIVAL_ERR
+5V_CI_ON
CI_ADDR[6]
+5V_CI_ON
/PCM_CE1
PCM_ADDR[7]
PCM_RST
/CI_EN1
R1976 22 CI
R1974 22 CI
NAND_WEb
CI_ADDR[7]
+5V_CI_ON
CI_ADDR[1]
+3.3V_CI
CI_TS_DATA[2]
CI_DATA[0-7]
CI_ADDR[14]
PCM_ADDR[2]
PCM_ADDR[11]
PCM_ADDR[4]
R1920 22 CI
R1926 22 CI
R1905 22 CI
C190510uF10VCI
R194322K
CI
C19030.1uF
16V
OPT
R1915 22 OPT
AR1905 100 CI
IC190174LVC125APWCI
31Y
21A
42OE
11OE
62Y
52A
7GND
83Y
93A
103OE
114Y
124A
134OE
14VCC
/PCM_WE
/PCM_IORDCI 44
+5V_CI_ON
R1906 22 CI
R1955 22CICI_TS_SYNC
C1910 0.1uF
CI
PCM_ADDR[11]
R196810KCI
/CI_CE2
/PCM_CE1 CI 7
R1944 0
OPT
R1950 22CI
R1921 22 CI
/CI_CE2
CI_TS_DATA[7]
R1908 22 CI
+5V_CI_ON
CI_DET
CI_TS_DATA[4]
CI_MCLKI
PCM_ADDR[3]
IC1905
74LVC245ACI
3A1
2A0
4A2
1DIR
6A4
5A3
7A5
8A6
9A7
10GND
11B7
12B6
13B5
14B4
15B3
16B2
17B1
18B0
19OE
20VCC
R1916 22 OPT
C19130.1uF16V
CI
R193010KOPT
R197510KCI
IC190274AHC08PW
CI
31Y
21B
42A
11A
62Y
52B
7GND
83Y
93A
103B
114Y
124A
134B
14VCC
C191612pF50VOPT
R19872.2KCI
AR1901 100 CI
AR1902 100 CI
R1924 100 CI
R1925 100 CI
R1923 220 CI
R197710KOPT
1ST : EBK60752501, 2ND : EBK61011501
Close to CI Slot
3,3V_CI POWER
Close to Tuner
Q1901
NAND F/M Data
CI DETECT
1ST : 0TRIY80001A 2ND : 0TR387500AA
Close to CI Slot
Close to BCM35230
Close to BCM35230
CI
BCM INT Demod
CI TS OUTPUT
CI CONTROL INTERFACE
OE DIR CI_DATA NAND_DATA L L OUTPUT INPUT L H INPUT OUTPUT H X Z Z
CI TS INPUT
CI POWER ENABLE CONTROL
DUAL COMPONENT
Q1902
19
IC1904
BCM INT Demod
BCM35230
1ST : 0ISTLPH062A, 2ND : EAN40055001
58
2010.11.11
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THERMAL
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R230233
LNB
LNB_TX
L2301
33UHSP-7850_33
LNB
C232468uF35VLNB
C23030.1uF50VLNB
R23030
LNB
+3.3V_Normal
C2304 0.1uF
LNB
SCL1_3.3V
C230568uF35VLNB
D2301
40V
SMAB34LNB
C2310
27pF
OPT
DCDC_GND
L2302BLM18PG121SN1D
LNB
A_GND
LNB_OUT
C2308
0.22uF
LNB
+12V
+12V_LNB
D2304
40V
SMAB34
LNB
A_GND
DCDC_GND
C23120.1uF50V
LNB
A_GND
A_GND
A_GND
D2303
40VSMAB34
LNB
R23140
C2309
27pF
OPT
DCDC_GND
+12V_LNB
A_GND
A_GND
A_GND
C231110uF25VLNB
R230133
LNB
C23070.01uF
50VLNB
SDA1_3.3V
C23021uF50VLNB
LNB_INT
R2304
4.7KLNB
DCDC_GND
A_GND
C2306 22000pF
LNB
C23010.22uF25V
IC2301A8290SETTR-T
LNB
1BOOST
3TCAP
7TDI
9VREG
10
SDA
11
ADD
12
SCL
13
NC_2
14
IRQ
15 NC_3
16 NC_4
17 NC_5
18 NC_6
19 BFC
20 NC_7
21 NC_8
22
BFO
23
NC_9
24
BFI
25
VIN
26
LX
27
GNDLX
28
LNB
5TDO
8GND
6EXTM
4NC_1
2VCP 29
[EP]
D2302
1000V
US1M(suzhou)
LNB
R23130
DCDC_GND and A_GND are connected in pin#27
LNB
Input trace widths should be sized to conduct at least 3A
close to Boost pin(#1)
57
DVB-S2 LNB Part Allegro
23
close to VIN pin(#25)
2A
DCDC_GND and A_GND are connected
3A
Ouput trace widths should be sized to conduct at least 2A
BCM35230
2.4A
Max 1.3A
(Option:LNB)
PCB_GND and A_GND are connected
2010.11.02
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
CHBO_TS_SYNC
CHBO_TS_SERIAL
CHB_RESET
CHBO_TS_VAL_ERR
CHBO_TS_CLK
TS Output
5028
BCM35230
NON CHB
NON CHB
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LVDS_TXD4P
LVDS_TXC4N
LVDS_TXD3N
C35021000pF50V
LVDS_TXA4N
LVDS_TXB3P
LVDS_TXC3P
R3506 33
LVDS_TXACLKN
LVDS_TXB4P
LVDS_TXC0N
LVDS_TXD0N
LVDS_TXD0P
R350210KLVDS_SEL_LOW
LVDS_TXACLKP
LVDS_TXB3N
C35030.1uF50V
LVDS_TXA0N
+3.3V_Normal
LVDS_TXD1P
R3507 33
LVDS_TXD4N
LVDS_TXA3N
LVDS_TXA4P
LVDS_TXB4N
LVDS_TXBCLKN
P3502
FI-RE41S-HFK-A
1NC
2NC
3NC
4NC
5NC
6NC
7NC
8NC
9GND
10RC0N
11RC0P
12RC1N
13RC1P
14RC2N
15RC2P
16GND
17RCCLKN
18RCCLKP
19GND
20RC3N
21RC3P
22RC4N
23RC4P
24GND
25GND
26RD0N
27RD0P
28RD1N
29RD1P
30RD2N
31RD2P
32GND
33RDCLKN
34RDCLKP
35GND
36RD3N
37RD3P
38RD4N
39RD4P
40GND
41GND
42
GND
C350110uF25VOPT
LVDS_TXCCLKP
LVDS_TXB1N
LVDS_TXC2N
LVDS_TXC3N
LVDS_TXD2P
L_VS
LVDS_TXCCLKN
LVDS_TXB1P
LVDS_TXA0P
LVDS_TXC0P
LVDS_TXA3P
LVDS_TXC1N
P3501
FI-RE51S-HFK-A
1NC
2NC
3NC
4NC
5NC
6AUO_65_MIRROR
7LVDS_SEL
8NC
9NC
10L/DIM_ENABLE
11GND
12RA0N
13RA0P
14RA1N
15RA1P
16RA2N
17RA2P
18GND
19RACLKN
20RACLKP
21GND
22RA3N
23RA3P
24RA4N
25RA4P
26GND
27BIT_SEL
28RB0N
29RB0P
30RB1N
31RB1P
32RB2N
33RB2P
34GND
35RBCLKN
36RBCLKP
37GND
38RB3N
39RB3P
40RB4N
41RB4P
42GND
43GND
44GND
45GND
46GND
47NC
48VLCD
49VLCD
50VLCD
51VLCD
52
GND
R3501
3.3KLVDS_SEL_HIGH
LVDS_TXB2P
LVDS_TXDCLKP
LVDS_TXA1N
LVDS_TXBCLKP
LVDS_TXD3P
LVDS_TXB0N
LVDS_TXD1N
LVDS_TXA2P
LVDS_TXB2N
SDA2_3.3V
PANEL_VCC
LVDS_TXC2P
LVDS_TXA1P
R350310K
BIT_SEL_LOW
LVDS_TXC1P
SCL2_3.3V
LVDS_TXB0P
LVDS_TXDCLKN
LVDS_TXC4P
LVDS_TXD2N
R3508 33LVDS_TXA2N
L/DIM0_VS
M3_SCLK
M2_SCLK
M3_MOSI
M1_SCLK
L/DIM0_MOSI
M2_MOSI
M1_MOSI
L/DIM0_SCLK
M0_SCLK
M0_MOSI
R350910KOPT
R351010K
+3.3V_FRC
L3501
MLB-201209-0120P-N2
P350312507WR-08L
1
2
3
4
5
6
7
8
9
R3512 33
LGD_2D/3D_CTRL2D/3D_CTL
R35134.7K
R3504 0
LPB_42/47/55
R3505 0
LPB_42/47/55
R3511
3.3KAUO_65_MIRROR
+3.3V_Normal
R3514 33
AUO_2D/3D_CTRL2D/3D_CTL
LVDS
LVDS_SEL
35
[51Pin LVDS OUTPUT Connector]
NON USED L/DIMMING(FOR EDGE_LED)
LOCAL DIMMING
BCM35230
58Interface block
[To LED DRIVER]
BIT_SEL
[41Pin LVDS OUTPUT Connector]
PLACE SERIAL RESISTORS CLOSE TO URSA4
2010. 10. 20
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THERMAL
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DDC_SDA_3
HDMI_ARC
R37104.7K
+5V_Normal
D1-_HDMI2
DDC_SDA_1
CK+_HDMI2
D1+_HDMI1
R3708
63.4
D0-_HDMI3
CK+_HDMI3
5V_HDMI_1
R37094.7K
CEC_REMOTE
DDC_SDA_3
D2-_HDMI3
R37124.7K
DDC_SCL_1
C37010.1uF
5V_HDMI_1
DDC_SDA_2
D1+_HDMI3
CK+_HDMI1
D1-_HDMI1
+3.5V_ST
+5V_Normal
CEC_REMOTE
DDC_SCL_2
D2-_HDMI2
5V_HDMI_3
CEC_REMOTE
D2-_HDMI1
+5V_Normal
R37114.7K
D0+_HDMI2
D0+_HDMI3
R3713
4.7K
CEC_REMOTE HDMI_CEC
BSS83
Q3707
SBD
G
D1+_HDMI2
DDC_SCL_2
CK-_HDMI2
DDC_SCL_3
D0+_HDMI1
D2+_HDMI3
HDMI_HPD_1
CK-_HDMI1
5V_HDMI_2
DDC_SDA_2
D2+_HDMI1
DDC_SCL_1
CK-_HDMI3
DDC_SCL_3
DDC_SDA_1
D0-_HDMI2
D1-_HDMI3
D0-_HDMI1
R37144.7K
D2+_HDMI2
R3725
120K
D3715
A1
C
A2
D3713
A1
C
A2
D3714
A1
C
A2
JK3703
RSD-105156-100
EAG62611201
14
RESERVED
13
CEC
5
TMDS_DATA1_SHIELD
20
BODY_SHIELD
12
TMDS_CLK-
11
TMDS_CLK_SHIELD
2
TMDS_DATA2_SHIELD
19
HOT_PLUG_DETECT
18
VDD[+5V]
10
TMDS_CLK+
4
TMDS_DATA1+
1
TMDS_DATA2+
17
DDC/CEC_GND
9
TMDS_DATA0-
8
TMDS_DATA0_SHIELD
3
TMDS_DATA2-
16
SDA
7
TMDS_DATA0+
6
TMDS_DATA1-
15
SCL
JK3701
RSD-105156-100
EAG62611201
14
RESERVED
13
CEC
5
TMDS_DATA1_SHIELD
20
BODY_SHIELD
12
TMDS_CLK-
11
TMDS_CLK_SHIELD
2
TMDS_DATA2_SHIELD
19
HOT_PLUG_DETECT
18
VDD[+5V]
10
TMDS_CLK+
4
TMDS_DATA1+
1
TMDS_DATA2+
17
DDC/CEC_GND
9
TMDS_DATA0-
8
TMDS_DATA0_SHIELD
3
TMDS_DATA2-
16
SDA
7
TMDS_DATA0+
6
TMDS_DATA1-
15
SCL
JK3702
RSD-105156-100
EAG62611201
14
RESERVED
13
CEC
5
TMDS_DATA1_SHIELD
20
BODY_SHIELD
12
TMDS_CLK-
11
TMDS_CLK_SHIELD
2
TMDS_DATA2_SHIELD
19
HOT_PLUG_DETECT
18
VDD[+5V]
10
TMDS_CLK+
4
TMDS_DATA1+
1
TMDS_DATA2+
17
DDC/CEC_GND
9
TMDS_DATA0-
8
TMDS_DATA0_SHIELD
3
TMDS_DATA2-
16
SDA
7
TMDS_DATA0+
6
TMDS_DATA1-
15
SCL
DDC_SCL_1
DDC_SDA_1
D2+_HDMI2
HDMI_RX0+
D2+_HDMI1
HDMI_HPD_1
5V_HDMI_3
C370710uF
C3714
1uF
HDMI_HPD_3
R373310
+3.3V_HDMI
D0-_HDMI3
CK-_HDMI3
C37090.1uF
C37080.1uF
HDMI_RX1+
D2+_HDMI3
DDC_SCL_3
D1+_HDMI2
HDMI_CLK-
D0+_HDMI3
SCL3_3.3V
CK-_HDMI2
DDC_SDA_3
D2-_HDMI1
D2-_HDMI2
DDC_SDA_2
SDA3_3.3V
CK+_HDMI2
+5V_Normal
HDMI_HPD_2
HDMI_RX0-
5V_HDMI_2
C3713
1uF
C3712
1uF
CK+_HDMI3
5V_HDMI_1
CK-_HDMI1
C370510uF
R373810
D0-_HDMI1
DDC_SCL_2
C37100.1uF
R3729
0
CK+_HDMI1
C3715
1uF10V
D1-_HDMI3
C37110.1uF
D0-_HDMI2
D0+_HDMI2
D0+_HDMI1
HDMI_CLK+
HDMI_RX1-
D2-_HDMI3
D1-_HDMI2
HDMI_RX2+
C370610uF
D1-_HDMI1
R372610
D1+_HDMI1
HDMI_RX2-
D1+_HDMI3
C3716
1uF
GND
R37061K
OPTVR3701OPT
10V
C37260.1uF16V
OPT
R3736 0OPT
R37373.6K
OPTVR3702OPT
10V
R3704 0OPT
VR3705OPT
10VR37181K
OPT
R37013.6K
OPT
C37020.1uF16V
OPT5V_HDMI_2
GND
HDMI_HPD_2
VR3703OPT
10V
R3705 0OPT
VR3706OPT
10VR37191K
OPT
R37023.6K
OPT
C37030.1uF16V
OPT
5V_HDMI_3
GND
HDMI_HPD_3
VR3704OPT
10V
R37394.7K
R3740 33OPT
R3741 33OPT
R3742 33
R3743 33
SDA1_3.3V
SCL1_3.3V
+3.3V_Normal
L3701BLM18PG121SN1D
C37270.1uF16V
+3.3V_HDMI
C3725
10uF
C3728
10uF
IC3701SII9287B
1R1XCN
2R1XCP
3R1X0N
4R1X0P
5R1X1N
6R1X1P
7R1X2N
8R1X2P
9VCC33_1
10RSVD_1
11R2XCN
12R2XCP
13R2X0N
14R2X0P
15R2X1N
16R2X1P
17R2X2N
18R2X2P
19
R3XCN
20
R3XCP
21
R3X0N
22
R3X0P
23
R3X1N
24
R3X1P
25
R3X2N
26
R3X2P
27
VCC33_2
28
RSVD_2
29
DSDA0
30
DSCL0
31
CBUS_HPD0
32
R0PWR5V
33
DSDA1
34
DSCL1
35
CBUS_HPD1
36
R1PWR5V
37MICOM_VCC3338SBVCC39DSDA240DSCL241 CBUS_HPD242 R2PWR5V43 DSDA344 DSCL345 CBUS_HPD346 R3PWR5V47 DSDA448 DSCL449 R4PWR5V50 CEC_A51 CEC_D52 INT53 CSDA54 CSCL
55
TPWR_CI2CA
56
TX2P
57
TX2N
58
TX1P
59
TX1N
60
TX0P
61
TX0N
62
TXCP
63
TXCN
64
VCC33_3
65
R0XCN
66
R0XCP
67
R0X0N
68
R0X0P
69
R0X1N
70
R0X1P
71
R0X2N
72
R0X2P
73
[EP]GND
D3716
BAT54_SUZHO
R371727K
R3707150
R3727
1K 1%
1/16W
R3728
1K 1%
1/16W
R3734
1K 1%
1/16W
R3744100K
HDMI2 EDID Pull-up
DUAL COMPONENT
ARC
D3716
1ST : EAN60991801, 2ND : T-AZ1117BH_1.8, 3RD : EAN54428201
1ST : T-BAT54_SUZHO, 2ND : 0DSON00138A
HDMI1
* HDMI CEC
HDMI3
IC3702
BCM35230
5037LV7 HDMI
HDMI1
HDMI2
HDMI3
HDMI S/W OUTPUT
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EPHY_RDN
EPHY_TDN
C39010.1uF16V
EPHY_TDP
+3.3V_Normal
EPHY_LINK
C39020.1uF16V
EPHY_RDP
+2.5V_BCM35230
EPHY_ACTIVITY
JK3901
XRJV-01V-D12-180
1
2
3
4
5
6
7
8
D1
D2
D3
D4
9
D3906
5.5VADLC 5S 03 015
D3901
5.5V
ADLC 5S 03 015
D3902
5.5VADLC 5S 03 015
D3905
5.5VADLC 5S 03 015
D3903
5.5VADLC 5S 03 015
D3904
5.5VADLC 5S 03 015
L3901
MLB-201209-0120P-N2
R3901 240
R3902 240
Ethernet Block
BCM35230
5039LV7 ETHERNET
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R4018470K
COMP1_Pb
R40172.7K
ZD40125.1V
L4007BLM18PG121SN1D
AV2_R_IN
R40210
ZD40115.1V
COMP1_DET
C4023560pF50V
R40292.7K
R4019470K
+3.3V_Normal
D4008
5.6VAMOTECH
R40231K
R402675
C4013560pF50V
D4012
5.6V
L4006BLM18PG121SN1D
R401675
C4020560pF50V
C4016560pF50V
ZD40165.1V
AV1_L_IN
D4010
5.6V
AV1_CVBS_IN
AV1_R_IN
ZD40105.1V
D4009
5.6VAMOTECH
COMP1_Y
ZD40155.1V
+3.3V_Normal
C4014560pF50V
R40311K
ZD40095.1V
AV2_L_IN
C4022560pF50V
JK4001
PPJ238-01
5D [GN2]O-SPRING
6D [GN2]E-LUG
4D [GN2]CONTACT
7E [BL2]E-LUG-S
5E [BL2]O-SPRING
7F [RD2]E-LUG-S
5F [RD2]O-SPRING_1
5G [WH2]O-SPRING
4H [RD2]CONTACT
5H [RD2]O-SPRING_2
6H [RD2]E-LUG
6A [YL1]E-LUG
5A [YL1]O-SPRING
4A [YL1]CONTACT
5B [WH1]O-SPRING
4C [RD1]CONTACT
5C [RD1]O-SPRING
6C [RD1]E-LUG
C4015560pF50V
R402875
R40220
COMP1_Pr
R4025
470K
R402775
D4007
5.6V
C4021560pF50V
ZD40135.1V
AV1_CVBS_DET
R4024470K
R40200
ZD40145.1V
D4011
5.6V
C400127pF50V
C400227pF50V
C400427pF50V
L4002CM2012FR27KT
C400327pF50V
L4001CM2012FR27KT
R403222
R403322
R400722
1/10W5%
R400622
1/10W5%
R4034101%
R4035101%
R4036101%
R403010
1%
C401247pF50V
L4003CM2012FR10KT
C400547pF50V
C400647pF50V
LV7 EU COMP/AV 40 50
BCM35230
COMP/AV JACK PACK
CLOSE TO JUNCTION
COMP_AUDIO_R_IN
COMP_AUDIO_L_IN
FOR EMI
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
USB DOWN STREAM
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
SIDE_USB_CTL1
R41022.7K
D4101
5.6VCDS3C05HDMI1
C410110uF10V
+3.3V_Normal
R41014.7KOPT
L4101
MLB-201209-0120P-N2
120-ohm
D4102
5.6VCDS3C05HDMI1
SIDE_USB_DM
SIDE_USB_DP
SIDE_USB_OCD1
+5V_USB
P4101
3AU04S-305-ZC-(LG) 1
23
45
IC4101AP2191DSG
3IN_2
2IN_1
4EN
1GND
5FLG
6OUT_1
7OUT_2
8NC
C41030.1uF16V
D4103
RCLAMP0502BA
OPT
C4102100uF16V
D4101,D4102
DUAL COMPONENT
1ST : EAH42720601 2ND : EAH60994401
USB
LV7 EU USB 41 50
BCM35230
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THERMAL
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
FE_TS_DATA[1]
FE_TS_DATA[4]
FE_TS_DATA[3]
FE_TS_DATA[6]
FE_TS_DATA[7]
FE_TS_DATA[5]
FE_TS_DATA[2]
FE_TS_DATA[0]
C440833pFOPT
TU_TS_VAL
+3.3V_TU
+3.3V_S2_TU
+5V_TU
R4421
2.2KBOOSTER
C441333pFS
C44090.1uFS
C44140.1uF16VS
FE_TS_DATA[0-7]
C44010.1uF16V
OPT
R4419
0
BOOSTER
SCL1_3.3V
TU_RESET
R4423100K
R44311K
OPT
C4405100pF50V
S
+3.3V_TU
C4423100pF50V
TU_CVBS
R440151
S
TW9910_RESET
C44300.1uF16V
R4436200
C44100.1uF16VS
TU_TS_CLK
+3.3V_TU
+1.25V_TU
+5V_TU
L4406
BLM18PG121SN1D
BOOSTER
R44321K
OPT
C441810uF10V
S
+1.8V_TU
R4429
0OPT
C4406100pF50VS
R4418
47
R4425
10K
BOOSTER
IC4404NL17SZ08DFT2G
NONE_T2
3GND
2IN_A
4OUT_Y
1IN_B
5VCC
R4403100
S
R4430
0
C44190.1uF16VS
+2.5V_TU
+3.3V_TU
Q4402
MMBT3906(NXP) S
E
B
C
TU_TS_ERR
C4407100pF50VS
Q4401
MMBT3906(NXP)
BOOSTER
E
B
C
+2.5V_TU
TS_VAL_ERR
R442682
S
Q4404MMBT3906(NXP)
E
B
C
LNB_TX
R44390
NONE_T2
R442710K
BOOSTER
C44200.1uF16V
R4435200
Q4405MMBT3906(NXP)
E
B
C
C44250.01uF50VBOOSTER
R44224.7K
S
C4428
0.1uF16V
NONE_S
TU_TS_ERR
TU_TS_VAL
TU_SIF
+1.25V_TU
RF_SWITCH_CTL_2
RF_BOOSTER_CTL
R4434220
Q44032SC3052
E
B
C
SDA0_3.3V R44280
NONE_S
+3.3V_S2_LNB
R4424470S
C4411100pF50V
Non_S
LNB_OUT
C44120.1uF16VS
TU_RESET_SUB
C4415100pF50VS
+5V_TU
ATV_OUT
R44460
NONE_T2
R440275OPT
C442910uF10V
C4424
0.1uF16V
S2_RESET
R44371
+5V_TU
C440218pF50V
+3.3V_S2_DE
SDA1_3.3V
C4403
1000pF
50VS
C4416100pF50V
R4433220
R4420100
R44062.2KS
TU_TS_SYNC
+5V_TU
C440418pF50V
R44450
T2
SCL0_3.3V
C44270.1uF16V
C44170.1uF16V
Non_S
R4407
0BOOSTER
R4408 0S
C44310.1uF16VOPT
AR4401
47NON_S
AR4402
47NON_S
AR4403
47NON_S
C44390.1uF16V
OPT
TS_VAL_ERR
NIM_TS_CLK
R44140
R44130
NIM_VAL_ERR
R44150
TU_TS_SYNC
TU_TS_CLK
NIM_TS_SYNC
R443811K1%
R441620K1%
+3.3V_TU
R441110K
IC4403AP2132MP-2.5TRG1
EAN61387601
3
VIN
2
EN
4
VCTRL
1
PG
5
NC
6
VOUT
7
ADJ
8
GND
9
[EP]
POWER_ON/OFF2_1
C44341uF
OPT
R441711K1%
C4453
10uF
16V
C4432
10uF
16V
+1.25V_TU
R4412
10K
OPT
+5V_Normal
0.1uFC4438
OPT
C44450.1uF16V
L4408MLB-201209-0120P-N2
S
+5V_TU
C44330.1uF
16V
C44520.1uFS
C44410.1uF
16V
C444710uF10V
S
L4404MLB-201209-0120P-N2
S
C44430.1uFOPT
C444022uF16V
+3.3V_S2_DE
C44420.1uF
16V
C444422uF16V
C443522uF16V
C44370.1uF16VS
C443610uF10V
S
+3.3V_Normal
C444810uF10V
S
+3.3V_S2_TU
C44490.1uF
16V
L4402
MLB-201209-0120P-N2
R4410
1
S
+3.3V_TU
L4403MLB-201209-0120P-N2
S
+3.3V_TU
+5V_Normal
C44500.1uFS
C44510.1uF
S
+3.3V_TU
+1.8V_TU
+3.3V_S2_LNB
C444610uF10V
S
IF_AGC
IF_P
RF_SWITCH_CTL
IF_N
R44470 S
R44480 S
L4409BLM18PG121SN1D
S
C445410uF16V
OPTC44554700pF50V
OPTC4456100uF16V
OPT
L4401MLB-201209-0120P-N2
C445710uF16V
OPT
C442162pF50VNon_S
C442262pF50VNon_S
C445820pF50V
Non_S
C445920pF50VNon_S
L4410
1uHNon_S
L4411Non_S
270nH
L4412Non_S
270nH
L4411-*1
0S
L4412-*1
0S
C446010uF6.3V
S
C44611000pF50V
OPT
R4404 22
R4405 22
C446210uF10V S
C44630.1uF16V
OPT
D4401
20V3.0SMCJ20A(suzhougrande)
S
IC4402
AZ1117BH-1.8TRE1
S
1
ADJ/GND
2 OUT3IN
AR4401-*133
S
AR4403-*133
S
AR4402-*133
S
R4418-*133
S
TU4401TDFR-G136D
HORIZONTAL_T
1NC_1
2BST_CNTL
3+B1[5V]
4NC_2[RF_AGC]
5NC_3
6SCLT
7SDAT
8NC_4
9SIF
10NC_5
11VIDEO
12GND
13+B2[1.2V]
14+B3[3.3V]
15RESET
16+B4[2.5V]
17SCL
18SDA
19ERR
20SYNC
21VALID
22MCL
23D0
24D1
25D2
26D3
27D4
28D5
29D6
30D7
31
SHIELDC446422uF
OPT
C44260.1uF
S
TU4401-*1TDFR-G236D
HORIZONTAL_T2
1NC_1
2BST_CNTL
3+B1[5V]
4NC_2[RF_AGC]
5NC_3
6SCLT
7SDAT
8NC_4
9SIF
10NC_5
11VIDEO
12GND
13+B2[1.2V]
14+B3[3.3V]
15RESET
16+B4[2.5V]
17SCL
18SDA
19ERR
20SYNC
21VALID
22MCL
23D0
24D1
25D2
26D3
27D4
28D5
29D6
30D7
31
SHIELD
TU4402
TDFQ-G001D
HORIZONTAL_S
1NC_1
2NC_2
3NC_3
4S2_TU[3.3V]
5NC_4
6TU_SCL
7TU_SDA
8T_1.8V
9T_SIF
10NC_5
11T_CVBS
12GND_1
13TD_1.2V
14T_3.3
15T_TU_RESET
16NC_6
17TD_SCL
18TD_SDA
19T/C/S2_ERROR
20T/C/S2_SYNC
21T/C/S2_VALID
22T/C/S2_MCL
23T/C/S2_D0
24T/C/S2_D1
25T/C/S2_D2
26T/C/S2_D3
27T/C/S2_D4
28T/C/S2_D5
29T/C/S2_D6
30T/C/S2_D7
31S2_1.25V
39
SHIELD
32S2_RESET
33S2_3.3V
34S2_F22
35S2_SCL
36S2_SDA
37GND_2
38S2_LNB
R4449
2.2K
S
IC4401AP2114H-2.5TRG1
GND
VOUTVIN
T2_CN_F/NIM_BR: use EU_DVB-T2, China F/NIM, BRZIL F/NIM
H/NIM: use H/NIM(H/NIM, DVB-T/C/S2 combo Tuner)
F/NIM
SCART: use Scart Jack
close to Tuner
Surge protectioin
Non_S: not use DVB-T/C/S2 combo Tuner(use H/NIM and F/NIM)
* DVB-T/C/S2 combo Tuner: DVB-T/C is H/NIM, and DVB-S2 is F/NIM
DUAL COMPONENT
Close to the tuner
close to TUNER
Non_S
TC_F/NIM
Option Table
SCART
Non_S
H/NIM & F/NIM & T/C/S2 Combo Tuner
F/NIM: use F/NIM(EU_T/C, EU_DVB-T2, China)
(Eu,Aisa)
RF_SW_CTL: use RF_SWITCH_CTL
H/NIM DVB-T/C/S2
CN : use China F/NIM
BOOSTER
H/NIM
SCART
ERROR & VALID PIN
IC4401
EU_BR_F/NIM
H/NIM
F/NIM_T/C
close to TUNER
close to TUNER
TC_F/NIM: use EU_DVB-T/C F/NIM
close to Tuner
Close to Tuner #38 pin
(EU)
EU_BR_F/NIM: use EU_F/NIM and Brazil F/NIM
<EU, China>
close to TUNER
S: use DVB-T/C/S2 combo Tuner
EU_F/NIM
BOOSTER BOOSTER: use BOOSTER_CTL
SCART
S
OPTION:SCART
RF_SW_CTL
EU_F/NIM: use EU_F/NIM
1ST : T-TJ3940S_XX, 2ND : T-AP2114H_2.5TRG1
BCM35230
LV7 EU TUNER 44 50
Tuner to CI Slot
Vout=0.6*(1+R1/R2)
R2
+1.25V_TU (EU)
R1
Max 1.5A
2A
Max 217mA
close to TUNER
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
Q45082SC3052
OPT
E
B
C
TP4501
D4502
5.5V
C451933pF
R4508751%
SC_DET/COMP2_DET
C4514560pF50V
R45282K
2SC3052Q4503
R45045.6K
SC_B/COMP2_Pb
C4532180pF
50V
OPT
C4510
10uF
16V
SCART1_Lout_P
R451310K
DTV/MNT_R_OUT
L4504
BLM18PG121SN1D
R451633K
SCART1_Lout_N
SCART_MUTE
DTV/MNT_V_OUT
SC/COMP2_R_IN
IC4502NLASB3157DFT2G
3B0
2GND
4A
1B1
6SELECT
5VCC
C45280.1uF
16V
R45151K
R453810K
OPT
L4501
BLM18PG121SN1D
R4507751%
REC_8
+12V
C4513100uF16V
+3.5V_ST
C4505560pF50V
R451733K
R45025.6K
R451910K
INCM_VID_SC
R45035.6K SC_RE1
C452347uF16V
SC_G/COMP2_Y
R4511751%
D451230V
OPT
SC_R/COMP2_Pr
SCART1_Rout_N
R45292K
D45095.6VOPT
R452647K
+12V
L4505
BLM18PG121SN1D
D4504
5.5V
SCART1_Rout_P
R4531
10K
C450747pF50V
D4505
5.5V
DTV/MNT_R_OUT
C4531
180pF50V
OPT
R4510470K
C4501
0.1uF
50V
R4536
1K
OPT
C452033pF
DTV/MNT_L_OUT
SC/COMP2_L_IN
DTV/MNT_L_OUT
Q45022SC3052
E
B
C
REC_8
Q4501MMBT3906(NXP)
E
B
C
SC_CVBS_IN
C4515560pF50V
DTV_ATV_SELECT
SC_ID
Q4505RT1P141C-T112
1
2
3
D450630V
OPT
ATV_OUT
Q45062SC3052
OPT
E
B
C
R4537
1K
OPT
R450575
1%
R45141K
D4503
5.5V
R45354.7K
OPT
C450810uF16V
C45260.1uF50V
Q45072SC3052
OPT
E
B
C
D4501
5.5V
D45115.6V
R453236
C4506560pF50V
2SC3052Q4504
+12V
C45214700pF
C4511
6800pF
50V
C4518
0.1uF
L4506
C4517
1000pF50V
D45085.6VOPT
R4520390
R4523180
R45015.6K
R4509470K
JK4501PSC008-01
1
AUDIO_R_OUT2
AUDIO_R_IN3
AUDIO_L_OUT4
AUDIO_GND5
B_GND6
AUDIO_L_IN7
B_OUT8
ID9
G_GND10
D2B_IN11
G_OUT12
D2B_OUT13
R_GND14
RGB_GND15
R_OUT16
RGB_IO17
SYNC_GND118
SYNC_GND219
SYNC_OUT20
SYNC_IN21
COM_GND22
AV_DET
D45075.6VOPT
IC4501LM324D
3IN1+
2IN1-
4VCC
1OUT1
6IN2-
5IN2+
7OUT2
8OUT3
9IN3-
10IN3+
11VEE/GND
12IN4+
13IN4-
14OUT4
R4533751%
+3.3V_Normal
DTV/MNT_R_OUT
R4521390
R454112K
OPT
R4506
75 1%
SC_RE2
R451810K
C45250.1uF50V
R452715K
C4512 6800pF
50V
C45224700pF
DTV/MNT_L_OUT
+5V_Normal
D45105.6VOPT
R4524
470
R4530
10K
R45251K
C45241uF10V
C4516
1000pF50V
D4513
30VBAT54_SUZHO
OPT
R453410K
R4545
10K
R4547
10K
R45461K
Q45092SC3052
E
B
C
+3.3V_Normal
SC_FB
+3.3V_Normal
Q45102SC3052
E
B
C
C4535
27pF
50V
L4509CM2012FR27KT
C453727pF
50V
C4533
27pF
50V
L4510CM2012FR27KT
C4536
27pF
50V
L4508CM2012FR27KT
C4534
27pF
50V
C453827pF
50V
R4548 1K
R4549 0R455010
C4539100pF50V
R45229.1K
C4540 1uF
C4541 1uF R4551 22
R4552 22
R451275 1%
R45530
1/10W5%
CLOSE TO SOC
Selece = High ==> A = B1
[SCART AUDIO MUTE]
1ST : EBK61012701, 2ND : EBK58172301
CLOSE TO soc
Full Scart
CLOSE TO JACK
Q4502,Q4503Q4504,Q4506Q4507,Q4508
DUAL COMPONENT
Rf
D4513
[SCART PIN 8]
1ST : 0TRIH80004A, 2ND : EBK61012501, 3RD : 0TR102009AM
Gain=1+Rf/Rg
1ST : T-BAT54_SUZHO, 2ND : 0DSON00138A
Selece = Low ==> A = B0
Q4501
Rg
Q4505
1ST : 0TRIY80001A 2ND : 0TR387500AA
AUD_OUT >> EU/CHINA_HOTEL_OPT
CLOSE TO SOC
CLOSE TO SOC
BCM35230
LV7 EU SCART 45 50
FOR EMI
CLOSE TO JUNCTION
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THERMAL
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
D4604
100V1N4148W
OPT
Q46012SC3052
E
B
C
C46240.01uF50V
OPT
0.1uFC4620
50V
SPK_L-
AUD_LRCK
C4616
22000pF
50V
L4601MLB-201209-0120P-N2
R461412
C46151000pF
50V
0.1uF
C4619
50V
SPK_L-
C46120.1uF16V
0.1uFC4601
50V
C461010uF10V
OPT
R4618
4.7K
R461512
C461110uF10V
OPT
R4606
100
SPK_R-
C4623
10uF
35V
R460912
+24V
R4619
4.7K
C46041000pF50V
C462210uF35V
SPK_R+
C4603
100pF50V
+3.3V_Normal
C46340.47uF50V
AUD_SCK
R460210K
R46073.3
OPT
C460933pF50V
SPK_R-
P4601
WAFER-ANGLE
1
2
3
4
0.1uFC4637
50V
SPK_R+
+24V_AMP
R461312
0.1uF
C4639
50V
R461012
C46331uF25V
C4632390pF50V
R461112
+24V_AMP
D4601
100V1N4148W
OPT
0.1uFC4602
50V
SDA3_3.3V
C4630390pF50V
AUD_MASTER_CLK
0.1uFC4618
50V
SPK_L+
C462522000pF50V
C4631390pF50V
R461212
AMP_MUTE
0.1uFC4608
16V
R4605
3.3K
0.1uF
C4621
50V
D4602
100V1N4148W
OPT
L4602BLM18PG121SN1D
C46051000pF
50V
C462622000pF50V
R4604 100
0.1uF
C4614
16V
C46271uF25V
SCL3_3.3V
+24V_AMP
0.1uF
C4638
50V
C4629390pF50V
AUD_LRCH
R4601
10K
C46281uF25V
SPK_L+
C4617
22000pF
50V
AMP_RESET_N
R460812
D4603
100V1N4148W
OPT
+3.5V_ST
0.1uFC4636
50V
0.1uFC4613
16V
C460610uF10V
OPT
C460733pF50V
C46350.47uF50V
R4616
4.7K
R4603 100
R4617
4.7K
L460510.0uH
L460610.0uH
L460310.0uH
L460410.0uH
IC4601
NTP-7400L
1AGND_PLL
2AVDD_PLL
3DVDD_PLL
4LF
5DGND_PLL
6GND_1
7DGND
8DVDD
9SDATA
10WCK
11BCK
12SDA
13
SCL
14
/FAULT
15
MONITOR0
16
MONITOR1
17
MONITOR2
18
BST2B
19
PGND2B
20
OUT2B_1
21
OUT2B_2
22
PVDD2_1
23
PVDD2_2
24
PVDD2_3
25 OUT2A_126 OUT2A_227 PGND2A28 BST2A29 VDR230 GND_231 VCC_532 VDR133 BST1B34 PGND1B35 OUT1B_136 OUT1B_2
37
PVDD1_1
38
PVDD1_2
39
PVDD1_3
40
OUT1A_1
41
OUT1A_2
42
PGND1A
43
BST1A
44
/RESET
45
AD
46
GND_IO
47
CLK_I
48
VDD_IO
49
[EP]
C464010uF10V
SPEAKER_L
1ST : 0TRIY80001A 2ND : 0TR387500AA
SPEAKER_R
Q4601
DUAL COMPONENT
BCM35230
LV7 EU AMP 46 50
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R470210K1%
S/T_SDA
R4707 1.5K
C47010.1uF
D4707
5.6VCDS3C05HDMI1
EEPROM_SDA
C47020.1uF
16V
OPT
R4708
1.5K
D47025.6V
AMOTECH
+3.5V_ST
D47015.6V
AMOTECH
+3.5V_ST
C47040.1uF
16V
OPT
D4704
5.6VCDS3C05HDMI1
L4701BLM18PG121SN1D
KEY2
LED_B/LG_LOGOC47051000pF50V
L4702BLM18PG121SN1D
R4706100
C4708100pF50V
P4702
12507WR-12L
IR_12PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
R4705100
D47055.6V
AMOTECH
P4701
12507WR-15L
IR_15PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
16
15D4703
5.6VCDS3C05HDMI1
S/T_SCL
R470110K1%
R4704100
R4703100
D4706
5.6VCDS3C05HDMI1
LED_R/BUZZ
KEY1
EEPROM_SCL
+3.3V_Normal
R4710100
R4711100
C47030.1uF
IR
R472247K
COMMERCIAL
R471647K
COMMERCIAL
R47180
OPT
+3.5V_ST
+3.5V_ST
Q47012SC3052
COMMERCIAL EB
C
R472010K
COMMERCIAL_EU
Q47032SC3052
COMMERCIAL_EU EB
C
IR_OUT
R471310K
COMMERCIAL
Q47042SC3052
COMMERCIAL
E
BC
R471447K
COMMERCIAL
+3.5V_ST
Q47022SC3052
COMMERCIAL
E
BC
R47090
R472147K
COMMERCIAL
R471947K
COMMERCIALR471522
COMMERCIAL
+3.5V_ST
+3.5V_ST
R47173.3KOPT
R471247K
COMMERCIAL
C47090.1uF16V
OPTC47100.1uF16V
OPT
1ST : EAH42720601, 2ND : EAH60994401D4703,D4704D4705,D4706
DUAL COMPONENT
IR & KEY
BCM35230
LV7 EU IR 47 50
COMMERCIAL
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
AV2_CVBS_DET
3D_GPIO_1
WIRELESS_DET
DD_MREMOTE
3D_GPIO_0
3D_GPIO_2
M_REMOTE_RX
WIFI_DP
AV2_CVBS_IN
/RST_HUB
SIDE_USB_CTL2
M_RFModule_RESET
WIFI_DM
M_REMOTE_TX
SIDE_USB_OCD2
WIRELESS_PWR_EN
5V_HDMI_4
DC_MREMOTE
3D_SYNC
L_VS
BCM35230
LV7 EU 48 50
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
FRC_DQU[5]
FRC_DQU[0]
FRC_DQL[0]
FRC_DQU[7]
FRC_A[0]
FRC_DQL[1]
FRC_DQU[4]
FRC_A[6]
FRC_A[10]
FRC_A[4]
FRC_DQL[5]
FRC_A[2]
FRC_A[8]
FRC_A[9]
FRC_A[7]
FRC_A[1]
FRC_A[5]
FRC_A[3]
FRC_DQU[6]
FRC_A[11]
FRC_DQL[2]
FRC_A[12]
FRC_DQU[2]
FRC_A[13]
FRC_DQL[4]
FRC_DQL[3]
FRC_DQU[1]
FRC_DQL[7]
FRC_DQU[3]
FRC_DQL[6]
LVDS_TXD2P
SPI_DO
AVDD_LVDS_3.3V
LVDS_TXD3P
+1.26V_FRC
PWM1
C52080.1uF
R5210
10K
OPT
AVDD33
TXCCLKP
DVDD_DDR_1V
AVDD_PLL
TXD3P
R5211
10K
R5217
10K
OPT
R5231
100
R5226
100
TXB3P
TXDCLKN
TXC3N
LVDS_TXD3N
C5240
0.1uF
TXD2P
AVDD_PLL
SPI_SCLK
TXD4P
VDDC10
LVDS_TXD1P
TXA2N
LVDS_TXC1N
C52200.1uF
C52170.1uF
C52380.1uF
SCL2_+3.3V_URSA
TXDCLKP
VDDC10
C521022uF10V
2D/3D_CTL
LVDS_TXA1P
C52390.1uF
+3.3V_FRC
C52330.1uF
R5212
10K
OPT
R5213
10K
LVDS_EXT_URSA5
FRC_DQSL
R5242
33
TXB3N
URSA_MODEL_OPT_1
LVDS_TXB1N
TXB0P
AVDD33
C52270.1uF
LVDS_TXB1P
LVDS_TXACLKP
TXB0N
LVDS_TXC0N
TXD2N
C52070.1uF
C52010.1uF
TXB1P
SPI_DI
C52320.1uF
R5251 33
R5208
10K
OPT
R5225
100
+1.5V_FRC_DDR
LVDS_TXA4N
R5237
1M
R5215
10K
OPT
VDD33
LVDS_TXC0P
C52250.1uF
DVDD_DDR_1V
SPI_SCLK
R5245
33
TXD4N
FRC_CASB
LVDS_TXC4N
C52310.1uF
+3.3V_FRC
TXC0P
TXC3P
R5204
10K
OPT
TXD0N
+3.3V_FRC
FRC_MCLK
P5201
12507WR-04L
URSA5_DEBUG
1
2
3
4
5
LVDS_TXD4P
SDA2_+3.3V_URSA
M1_SCLK
LVDS_TXB0N
R5209
10K
OPT
TXA1P
LVDS_TXC2P
TXD1P
TXB2N
SDA2_+3.3V_DB
C52050.1uF
FRC_DQL[0-7]
TXACLKP
LVDS_TXA1N
TXC2N
TXA0P
+3.3V_FRC
FRC_DQSU
URSA_MODEL_OPT_0
TXCCLKN
L5205CIC21J501NE
FRC_RASB
SCL2_+3.3V_DB
M2_SCLK
LVDS_TXC2N
FRC_BA0
C52340.1uF
R5230
100
LVDS_TXDCLKP
TXA3N
LVDS_TXD1N
R522333
AVDD_PLL
LVDS_TXA2P
URSA_MODEL_OPT_0
TXB1N
FRC_DQSUB
SW5201JS2235S
URSA5_DEBUG
3
2
1
4
5
6
FRC_WEB
TXA4P
PWM0
L5202CIC21J501NE
R5203
10K
LVDS_TXA0N
GPIO[1]
LVDS_TXD0N
C52360.1uF
R5224
100
R5214
10K
LVDS_S7M-PLUS
C521510uF6.3V
PWM0
C52190.1uF
TXD1N
LVDS_TXB3N
R5244
4.7K
R5206
10K
L/DIM_EDGE_42/47/55
SDA2_+3.3V_DB
GPIO[8]
M3_MOSI
R5234
100
L5206CIC21J501NE
R5221 4.7KOPT
R5249
33
+1.5V_FRC_DDR
FRC_ODT
3D_SYNC
LVDS_TXD2NR5216
10K
LVDS_TXCCLKP
M0_MOSI
LVDS_TXB4P
C52020.1uF
+3.3V_FRC
TXD3N
TXBCLKP
TXB4P
VDD33
TXC1P
TXC1N
R5238
0
LVDS_TXA0P
FRC_DQSLB
C52230.1uF
R5205
10K
L/DIM_EDGE_32/37
C52130.1uF
LVDS_TXBCLKP
AVDD_LVDS_3.3V
TXB4N
LVDS_TXB0P
L5204CIC21J501NE
VDDC10
R5235
100
LVDS_TXB2P
3D_SYNC_RF
URSA_MODEL_OPT_1
LVDS_TXB4N
LVDS_TXA3N
TXD0P
+3.3V_FRC
TXA0N
L5201CIC21J501NE
M0_SCLK
L_VS
TXA4N
R5202 22URSA5_DEBUG
2D/3D_CTL
R5232
100
+1.26V_FRC
SDA2_3.3V
M3_SCLK
TXB2P
AVDD_LVDS_3.3V
FRC_DML
TXC4N
LVDS_TXB2N
LVDS_TXA3P
R5250 33
SPI_CS
L5203CIC21J501NE
TXC2P
LVDS_TXC3N
FRC_A[0-13]
C52090.1uF
SPI_DO
R5241
0
LVDS_TXDCLKN
R5248
33
R5239
0
LVDS_TXCCLKN
R5218
10K
OPT
R5207
10K
C52160.1uF
SPI_CS
M1_MOSI
TXC4P
R5229
100
R5227
100
C52040.1uF
+1.5V_FRC_DDR
TXC0N
+3.3V_FRC
TXA3P
LVDS_TXACLKN
C52030.1uF
TXBCLKN
FRC_BA1
R5240
0
R5247
33
R5233
100
LVDS_TXC3P
LVDS_TXC4P
URSA_MODEL_OPT_2
LVDS_TXBCLKN
LVDS_TXC1P
LVDS_TXA4P
VDD33
FRC_DQU[0-7]
R5228
100
M2_MOSI
R5253 333D-SG
C52280.1uF
URSA_MODEL_OPT_2
C52060.1uF
C52140.1uF
SCL2_3.3V
FRC_MCLKB
SDA2_+3.3V_URSA
TXACLKN
FRC_DMU
FRC_CKE
R5201 22URSA5_DEBUG
TXA2P
LVDS_TXB3P
R5236
0
R5246
10K
PWM1
TXA1N
LVDS_TXA2N
LVDS_TXD0P
+3.3V_FRC
SCL2_+3.3V_URSA
AVDD33
LVDS_TXD4N
GPIO[1]
R522233
R5252
3.3K
SCL2_+3.3V_DB
R5220 4.7K OPT
C521122uF10V
SPI_DI
GPIO[8]
FRC_BA2
C52430.22uF6.3V
C52440.22uF6.3V
C52450.22uF6.3V
R52580
URSA5_MP
R52600OPT
R52610OPT
R52590
URSA5_MP
X5201
24MHz
C5242
13pF
C5241
13pF
C524622uF10V
FRC_DDR3_RESETB
C52471uF6.3V IC5202
W25X20BVSNIG
URSA5_FLASH_WINBOND_2M
3WP
2DO
4GND
1CS
5DIO
6CLK
7HOLD
8VCC
IC5202-*1MX25L2006EM1I-12G, HF
URSA5_FLASH_MACRONIX_2M
3WP
2SO/SIO1
4GND
1CS
5SI/S
6SCL
7HOL
8VCC
+3.3V_FRC
R52544.7K
URSA5_UO2_RESET
Q52012SC3052URSA5_UO2_RESET
E
B
C
R525522K
URSA5_UO2_RESET
FRC_RESET
R5243 33
URSA5_UO3_RESET
C52124.7uF16VURSA5_UO2_RESET
R521910K
OPT
Q5202AO3407A
URSA5_UO2_RESET
G
DS
R525610KOPT
R52622.2KURSA5_UO2_RESET
IC5201
LGE7303C
NON 21:9 Cinema
DDR3_A0/DDR2_NCP14
DDR3_A1/DDR2_A8G15
DDR3_A2/DDR2_NCN14
DDR3_A3/DDR2_A10L15
DDR3_A4/DDR2_A2H15
DDR3_A5/DDR2_A3L14
DDR3_A6/DDR2_A4G14
DDR3_A7/DDR2_A5N12
DDR3_A8/DDR2_A6G13
DDR3_A9/DDR2_A9N13
DDR3_A10/DDR2_RASZH14
DDR3_A11/DDR2_A11F15
DDR3_A12/DDR2_A0H13
DDR3_A13/DDR2_A12P13
DDR3_BA0/DDR2_BA2M12
DDR3_BA1/DDR2_CASZH12
DDR3_BA2/DDR2_A1L13
DDR3_MCLK/DDR2_MCLKF16
DDR3_MCLKZ/DDR2_MCLKZF17
DDR3_CKE/DDR2_ODTJ13
DDR3_ODT/DDR2_CKEK12
DDR3_RASZDDR2_WEZL12
DDR3_CASZ/DDR2_BA1K13
DDR3_WEZ/DDR2_BA0K14
DDR3_RESET/DDR2_A7M14
DDR3_DQSL/DDR2_DQSLN16
DDR3_DQSU/DDR2_DQSUM17
DDR3_DQSBL/DDR2_DQSBLM16
DDR3_DQSBU/DDR2_DQSBUM15
DDR3_DQML/DDR2_DQU5J15
DDR3_DQMU/DDR2_DQU4R16
DDR3_DQL0/DDR2_DQU3R17
DDR3_DQL1/DDR2_DQL0H17
DDR3_DQL2/DDR2_DQL6R15
DDR3_DQL3/DDR2_DQL7J17
DDR3_DQL4/DDR2_DQL3T17
DDR3_DQL5/DDR2_DQL2H16
DDR3_DQL6/DDR2_DQL1T15
DDR3_DQL7/DDR2_DQL5G16
DDR3_DQU0/DDR2_DQU7K15
DDR3_DQU1/DDR2_DQMLN15
DDR3_DQU2/DDR2_DQU2K17
DDR3_DQU3/DDR2_DQU6P17
DDR3_DQU4/DDR2_NCL17
DDR3_DQU5/DDR2_DQU1P16
DDR3_DQU6/DDR2_DQU0K16
DDR3_DQU7/DDR2_DQMUP15
I2CM_SCLD14
I2CM_SDAD15
I2CS_SCLP1
I2CS_SDAP2
DDR3_NC/DDR2_A13F14
DDR3_NC/DDR2_DQL4T16
VSS_1
D6
VSS_2
D7
VSS_3
D8
VSS_4
D9
VSS_5
E6
VSS_6
E7
VSS_7
E8
VSS_8
E9
VSS_9
E10
VSS_10
E16
VSS_11
F3
VSS_12
F6
VSS_13
F7
VSS_14
F8
VSS_15
F9
VSS_16
G1
VSS_17
G2
VSS_18
G4
VSS_19
G5
VSS_20
G6
VSS_21
G7
VSS_22
G8
VSS_23
G9
VSS_24
G17
VSS_25
H1
VSS_26
H2
VSS_27
H4
VSS_28
H5
VSS_29
H6
VSS_30
H7
VSS_31
H8
VSS_32
H9
VSS_33
H10
VSS_34
H11
VSS_35
J4
VSS_36
J5
VSS_37
J6
VSS_38
J7
VSS_39
J8
VSS_40
J9
VSS_41
J10
VSS_42
J11
VSS_43
J12
VSS_44
J14
VSS_45
J16
VSS_46
K4
VSS_47
K5
VSS_48
K6
VSS_49
K7
VSS_50
K8
VSS_51
K11
VSS_52
L6
VSS_53
L7
VSS_54
L8
VSS_55
L11
VSS_56
L16
VSS_57
M6
VSS_58
M7
VSS_59
M8
VSS_60
M11
VSS_61
M13
VSS_62
N6
VSS_63
N7
VSS_64
N8
VSS_65
N17
VSS_66
P3
VSS_67
P4
VSS_68
P5
VSS_69
P6
VSS_70
P7
VSS_71
P12
VSS_72
U16
NC
L9
HW_RESET
J3
TESTPIN_1
D1
TESTPIN_2
D2
TESTPIN_3
D3
TESTPIN_4
E1
TESTPIN_5
E2
TESTPIN_6
E3
TESTPIN_7
F1
TESTPIN_8
F2
M0_SCLK
C17
M0_MOSI
D16
M1_SCLK
D17
M1_MOSI
E15
M2_SCLK
E14
M2_MOSI
E13
M3_SCLK
E12
M3_MOSI
F13
SPI_CK
T9
SPI_CZ
U10
SPI_DI
U9
SPI_DO
T10
TXA0P/GCLK6/BLUE[7]C8
TXA0N/GCLK5/BLUE[6]C9
TXA1P/OPT_N/LK3/BLUE[9]B8
TXA1N/FLK/BLUE[8]A8
TXA2P/GREEN[1]A7
TXA2N/OPT_P/LK2/GREEN[0]B7
TXACLKP/RLV0N/GREEN[3]C6
TXACLKN/RLV0P/GREEN[2]C7
TXA3P/RLV1N/GREEN[5]B6
TXA3N/RLV1P/GREEN[4]A6
TXA4P/RLV2N/GREEN[7]A5
TXA4N/RLV2P/GREEN[6]B5
TXB0P/RLV3N/GREEN[9]C4
TXB0N/RLV3P/GREEN[8]C5
TXB1P/RLVCLKN/RED[1]B4
TXB1N/RLVCLKP/RED[0]A4
TXB2P/RLV4P/RED[3]/EPI_A3PA3
TXB2N/RLV4N/RED[2]/EPI_A3NB3
TXBCLKP/RLV5N/RED[5]/EPI_A2PC2
TXBCLKN/RLV5P/RED[4]/EPI_A2NC3
TXB3P/RLV6N/RED[7]/EPI_A1PB2
TXB3N/RLV6P/RED[6]/EPI_A1N/A2
TXB4P/RLV7N/RED[9]/EPI_A0PC1
TXB4N/RLV7P/RED[8]/EPI_A0NB1
TXC0P/SOEC16
TXC0N/POLB17
TXC1P/GSP_RB16
TXC1N/GSP/VSTA16
TXC2P/GOE/GCLK1A15
TXC2N/GSC/GCLK3B15
TXCCLKP/LLV0NC14
TXCCLKN/LLV0PC15
TXC3P/LLV1NB14
TXC3N/LLV1PA14
TXC4P/LLV2NA13
TXC4N/LLV2PB13
TXD0P/LLV3NC12
TXD0N/LLV3PC13
TXD1P/LLVCLKNB12
TXD1N/LLVCLKPA12
TXD2P/LLV4N/EPI_B3PA11
TXD2N/LLV4P/EPI_B3NB11
TXDCLKP/LLV5N/BLUE[1]/EPI_B2PC10
TXDCLKN/LLV5P/BLUE[0]/EPI_B2NC11
TXD3P/LLV6N/BLUE[3]B10
TXD3N/LLV6P/BLUE[2]/EPI_B1NA10
TXD4P/LLV7N/BLUE[5]/EPI_B0PA9
TXD4N/LLV7P/BLUE[4]/EPI_B0NB9
MOD_GPIO0/VDD_ODD/HSYNCD10
MOD_GPIO1/VDD_EVEN/VSYNCD11
MOD_GPIO2/PWM13/GCLK4/LCKD12
MOD_GPIO3/PWM14/GCLK2/LDED13
PWM0/SCAN_BLK1U12
PWM1/SCAN_BLK2T12
LPLL_FBCLKG3
LPLL_OUTCLKE17
LPLL_REFINH3
AVDD_1
F4
AVDD_2
F5
AVDD_DDR_C_1
F10
AVDD_DDR_C_2
G10
AVDD_DDR_D_1
F11
AVDD_DDR_D_2
F12
AVDD_DDR_D_3
G11
AVDD_DDR_D_4
G12
AVDD_LVDS3.3V_1
D4
AVDD_LVDS3.3V_2
D5
AVDD_LVDS3.3V_3
E4
AVDD_LVDS3.3V_4
E5
AVDD_MPLL3.3V
M5
AVDD_LPLL3.3V
L4
AVDD_PLL3.3V
L5
AVDDL_MOD1.26V
K10
DVDD_DDR_1.26V
L10
DVDD_HF1.26V
K9
VD33_1
M4
VD33_2
N4
VD33_3
N5
VDDC_1.26V_1
M9
VDDC_1.26V_2
M10
VDDC_1.26V_3
N9
VDDC_1.26V_4
N10
VDDC_1.26V_5
N11
VDDC_1.26V_6
P10
VDDC_1.26V_7
P11
RXBCLKP
R2
RXBCLKN
R3
RXB0P
R4
RXB0N
R5
RXB1P
T4
RXB1N
U4
RXB2P
U3
RXB2N
T3
RXB3P
T2
RXB3N
U2
RXB4P
T1
RXB4N
R1
RXACLKP
R6
RXACLKN
R7
RXA0P
R8
RXA0N
R9
RXA1P
T8
RXA1N
U8
RXA2P
U7
RXA2N
T7
RXA3P
T6
RXA3N
U6
RXA4P
U5
RXA4N
T5
XTALO
J1
XTALI
J2
GPIO0/(UART_RX/S_PIF_DA0)
R13
GPIO1
P9
GPIO2/(S_PIF_CLK)
T13
GPIO3/(LTD_DA1)
U15
GPIO4/(LTD_DE)
R14
GPIO5/(LTD_CLK)
K2
GPIO6/(LTD_DA0)
K1
GPIO7(3D_FLAG)
T14
GPIO8
P8
GPIO9/(UART_TX/S_PIF_DA1)
U14
GPIO10/(S_PIF_FC)
U13
GPIO11/(S_PIF_CS)
R12
VSYNC_LIKE
E11
M_S_PIF_CLK
N2
M_S_PIF_CS
M1
M_S_PIF_DA0
N1
M_S_PIF_DA1
N3
M_S_PIF_FC
M3
S_M_PIF_CLK
L1
S_M_PIF_CS
M2
S_M_PIF_DA0
L2
S_M_PIF_DA1
K3
S_M_PIF_FC
L3
SOFT_RST_L
R10
SOFT_RST_R
T11
OP_SYNC_L
R11
OP_SYNC_R
U11
IC5201-*1LGE7303D
21:9 Cinema
DDR3_A0/DDR2_NCP14
DDR3_A1/DDR2_A8G15
DDR3_A2/DDR2_NCN14
DDR3_A3/DDR2_A10L15
DDR3_A4/DDR2_A2H15
DDR3_A5/DDR2_A3L14
DDR3_A6/DDR2_A4G14
DDR3_A7/DDR2_A5N12
DDR3_A8/DDR2_A6G13
DDR3_A9/DDR2_A9N13
DDR3_A10/DDR2_RASZH14
DDR3_A11/DDR2_A11F15
DDR3_A12/DDR2_A0H13
DDR3_A13/DDR2_A12P13
DDR3_BA0/DDR2_BA2M12
DDR3_BA1/DDR2_CASZH12
DDR3_BA2/DDR2_A1L13
DDR3_MCLK/DDR2_MCLKF16
DDR3_MCLKZ/DDR2_MCLKZF17
DDR3_CKE/DDR2_ODTJ13
DDR3_ODT/DDR2_CKEK12
DDR3_RASZDDR2_WEZL12
DDR3_CASZ/DDR2_BA1K13
DDR3_WEZ/DDR2_BA0K14
DDR3_RESET/DDR2_A7M14
DDR3_DQSL/DDR2_DQSLN16
DDR3_DQSU/DDR2_DQSUM17
DDR3_DQSBL/DDR2_DQSBLM16
DDR3_DQSBU/DDR2_DQSBUM15
DDR3_DQML/DDR2_DQU5J15
DDR3_DQMU/DDR2_DQU4R16
DDR3_DQL0/DDR2_DQU3R17
DDR3_DQL1/DDR2_DQL0H17
DDR3_DQL2/DDR2_DQL6R15
DDR3_DQL3/DDR2_DQL7J17
DDR3_DQL4/DDR2_DQL3T17
DDR3_DQL5/DDR2_DQL2H16
DDR3_DQL6/DDR2_DQL1T15
DDR3_DQL7/DDR2_DQL5G16
DDR3_DQU0/DDR2_DQU7K15
DDR3_DQU1/DDR2_DQMLN15
DDR3_DQU2/DDR2_DQU2K17
DDR3_DQU3/DDR2_DQU6P17
DDR3_DQU4/DDR2_NCL17
DDR3_DQU5/DDR2_DQU1P16
DDR3_DQU6/DDR2_DQU0K16
DDR3_DQU7/DDR2_DQMUP15
I2CM_SCLD14
I2CM_SDAD15
I2CS_SCLP1
I2CS_SDAP2
DDR3_NC/DDR2_A13F14
DDR3_NC/DDR2_DQL4T16
VSS_1
D6
VSS_2
D7
VSS_3
D8
VSS_4
D9
VSS_5
E6
VSS_6
E7
VSS_7
E8
VSS_8
E9
VSS_9
E10
VSS_10
E16
VSS_11
F3
VSS_12
F6
VSS_13
F7
VSS_14
F8
VSS_15
F9
VSS_16
G1
VSS_17
G2
VSS_18
G4
VSS_19
G5
VSS_20
G6
VSS_21
G7
VSS_22
G8
VSS_23
G9
VSS_24
G17
VSS_25
H1
VSS_26
H2
VSS_27
H4
VSS_28
H5
VSS_29
H6
VSS_30
H7
VSS_31
H8
VSS_32
H9
VSS_33
H10
VSS_34
H11
VSS_35
J4
VSS_36
J5
VSS_37
J6
VSS_38
J7
VSS_39
J8
VSS_40
J9
VSS_41
J10
VSS_42
J11
VSS_43
J12
VSS_44
J14
VSS_45
J16
VSS_46
K4
VSS_47
K5
VSS_48
K6
VSS_49
K7
VSS_50
K8
VSS_51
K11
VSS_52
L6
VSS_53
L7
VSS_54
L8
VSS_55
L11
VSS_56
L16
VSS_57
M6
VSS_58
M7
VSS_59
M8
VSS_60
M11
VSS_61
M13
VSS_62
N6
VSS_63
N7
VSS_64
N8
VSS_65
N17
VSS_66
P3
VSS_67
P4
VSS_68
P5
VSS_69
P6
VSS_70
P7
VSS_71
P12
VSS_72
U16
NC
L9
HW_RESET
J3
TESTPIN_1
D1
TESTPIN_2
D2
TESTPIN_3
D3
TESTPIN_4
E1
TESTPIN_5
E2
TESTPIN_6
E3
TESTPIN_7
F1
TESTPIN_8
F2
M0_SCLK
C17
M0_MOSI
D16
M1_SCLK
D17
M1_MOSI
E15
M2_SCLK
E14
M2_MOSI
E13
M3_SCLK
E12
M3_MOSI
F13
SPI_CK
T9
SPI_CZ
U10
SPI_DI
U9
SPI_DO
T10
TXA0P/GCLK6/BLUE[7]C8
TXA0N/GCLK5/BLUE[6]C9
TXA1P/OPT_N/LK3/BLUE[9]B8
TXA1N/FLK/BLUE[8]A8
TXA2P/GREEN[1]A7
TXA2N/OPT_P/LK2/GREEN[0]B7
TXACLKP/RLV0N/GREEN[3]C6
TXACLKN/RLV0P/GREEN[2]C7
TXA3P/RLV1N/GREEN[5]B6
TXA3N/RLV1P/GREEN[4]A6
TXA4P/RLV2N/GREEN[7]A5
TXA4N/RLV2P/GREEN[6]B5
TXB0P/RLV3N/GREEN[9]C4
TXB0N/RLV3P/GREEN[8]C5
TXB1P/RLVCLKN/RED[1]B4
TXB1N/RLVCLKP/RED[0]A4
TXB2P/RLV4P/RED[3]/EPI_A3PA3
TXB2N/RLV4N/RED[2]/EPI_A3NB3
TXBCLKP/RLV5N/RED[5]/EPI_A2PC2
TXBCLKN/RLV5P/RED[4]/EPI_A2NC3
TXB3P/RLV6N/RED[7]/EPI_A1PB2
TXB3N/RLV6P/RED[6]/EPI_A1N/A2
TXB4P/RLV7N/RED[9]/EPI_A0PC1
TXB4N/RLV7P/RED[8]/EPI_A0NB1
TXC0P/SOEC16
TXC0N/POLB17
TXC1P/GSP_RB16
TXC1N/GSP/VSTA16
TXC2P/GOE/GCLK1A15
TXC2N/GSC/GCLK3B15
TXCCLKP/LLV0NC14
TXCCLKN/LLV0PC15
TXC3P/LLV1NB14
TXC3N/LLV1PA14
TXC4P/LLV2NA13
TXC4N/LLV2PB13
TXD0P/LLV3NC12
TXD0N/LLV3PC13
TXD1P/LLVCLKNB12
TXD1N/LLVCLKPA12
TXD2P/LLV4N/EPI_B3PA11
TXD2N/LLV4P/EPI_B3NB11
TXDCLKP/LLV5N/BLUE[1]/EPI_B2PC10
TXDCLKN/LLV5P/BLUE[0]/EPI_B2NC11
TXD3P/LLV6N/BLUE[3]B10
TXD3N/LLV6P/BLUE[2]/EPI_B1NA10
TXD4P/LLV7N/BLUE[5]/EPI_B0PA9
TXD4N/LLV7P/BLUE[4]/EPI_B0NB9
MOD_GPIO0/VDD_ODD/HSYNCD10
MOD_GPIO1/VDD_EVEN/VSYNCD11
MOD_GPIO2/PWM13/GCLK4/LCKD12
MOD_GPIO3/PWM14/GCLK2/LDED13
PWM0/SCAN_BLK1U12
PWM1/SCAN_BLK2T12
LPLL_FBCLKG3
LPLL_OUTCLKE17
LPLL_REFINH3
AVDD_1
F4
AVDD_2
F5
AVDD_DDR_C_1
F10
AVDD_DDR_C_2
G10
AVDD_DDR_D_1
F11
AVDD_DDR_D_2
F12
AVDD_DDR_D_3
G11
AVDD_DDR_D_4
G12
AVDD_LVDS3.3V_1
D4
AVDD_LVDS3.3V_2
D5
AVDD_LVDS3.3V_3
E4
AVDD_LVDS3.3V_4
E5
AVDD_MPLL3.3V
M5
AVDD_LPLL3.3V
L4
AVDD_PLL3.3V
L5
AVDDL_MOD1.26V
K10
DVDD_DDR_1.26V
L10
DVDD_HF1.26V
K9
VD33_1
M4
VD33_2
N4
VD33_3
N5
VDDC_1.26V_1
M9
VDDC_1.26V_2
M10
VDDC_1.26V_3
N9
VDDC_1.26V_4
N10
VDDC_1.26V_5
N11
VDDC_1.26V_6
P10
VDDC_1.26V_7
P11
RXBCLKP
R2
RXBCLKN
R3
RXB0P
R4
RXB0N
R5
RXB1P
T4
RXB1N
U4
RXB2P
U3
RXB2N
T3
RXB3P
T2
RXB3N
U2
RXB4P
T1
RXB4N
R1
RXACLKP
R6
RXACLKN
R7
RXA0P
R8
RXA0N
R9
RXA1P
T8
RXA1N
U8
RXA2P
U7
RXA2N
T7
RXA3P
T6
RXA3N
U6
RXA4P
U5
RXA4N
T5
XTALO
J1
XTALI
J2
GPIO0/(UART_RX/S_PIF_DA0)
R13
GPIO1
P9
GPIO2/(S_PIF_CLK)
T13
GPIO3/(LTD_DA1)
U15
GPIO4/(LTD_DE)
R14
GPIO5/(LTD_CLK)
K2
GPIO6/(LTD_DA0)
K1
GPIO7(3D_FLAG)
T14
GPIO8
P8
GPIO9/(UART_TX/S_PIF_DA1)
U14
GPIO10/(S_PIF_FC)
U13
GPIO11/(S_PIF_CS)
R12
VSYNC_LIKE
E11
M_S_PIF_CLK
N2
M_S_PIF_CS
M1
M_S_PIF_DA0
N1
M_S_PIF_DA1
N3
M_S_PIF_FC
M3
S_M_PIF_CLK
L1
S_M_PIF_CS
M2
S_M_PIF_DA0
L2
S_M_PIF_DA1
K3
S_M_PIF_FC
L3
SOFT_RST_L
R10
SOFT_RST_R
T11
OP_SYNC_L
R11
OP_SYNC_R
U11
FRC block
MStar URSA5
5552
2010. 08.18
L/DIM_10BLOCK
D13
GPIO1 : HI => B8/94, LOW => B4/98
LOW
LVDS_S7M_PLUS
MODEL_OPT_0
MODEL_OPT_3
Debugging for URSA5
CHIP_CONF : GPIO8, PWM1, PWM0CHIP_CONF = 3’d5 : boot from interal SRAMCHIP_CONF = 3’d6 : boot from EEPROMCHIP_CONF = 3’d7 : boot from SPI Flash
PIN NO.
[SPI FLASH(2Mbit)]
LVDS_EXT_URSA5
D11
NON USED BCM35230 LVDS CHC/D
D10
D12
RESERVED
MODEL_OPT_2
MODEL OPTION
(VDDP)
HIGHPIN NAME
RESERVED
PLACE TERMINATION RESISTORS CLOSE TO URSA5
MODEL_OPT_1
URSA5 CONFIGURATION
Place Close to Bead
URSA5 H/W OPTION
L/DIM_16BLOCK
RESERVEDRESERVED
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DDR3_DQU[1]
DDR3_DQL[1]
DDR3_DQL[3]
DDR3_A[8]
DDR3_A[3]
DDR3_A[12]
DDR3_A[13]
DDR3_A[5]
DDR3_DQL[7]
DDR3_A[7]
DDR3_DQL[0]
DDR3_DQL[6]
DDR3_A[11]
DDR3_A[2]
DDR3_DQU[0]
DDR3_A[10]
DDR3_DQU[2]
DDR3_A[9]
DDR3_DQL[4]
DDR3_DQU[6]
DDR3_A[0]
DDR3_A[4]
DDR3_DQL[5]
DDR3_A[6]
DDR3_DQU[4]
DDR3_A[1]
DDR3_DQU[3]
DDR3_DQL[2]
DDR3_DQU[7]
DDR3_DQU[5]
FRC_DQL[4]
+1.5V_FRC_DDR
FRC_A[10]
FRC_DQSLR5312 22
MVREFDQ
FRC_DQSUB
DDR3_DQSLB
DDR3_BA0
DDR3_DQSLB
DDR3_ODT
DDR3_A[10]
FRC_DQL[3]
R531056
R5316 22
FRC_DQL[5]
DDR3_CKE
FRC_CASB
FRC_DQU[3]
DDR3_DMU
FRC_DQU[6]
R5321 22
FRC_BA2
FRC_DQU[7]
FRC_CKE
C5312
0.1uF
AR5306
22
DDR3_DQL[6]
FRC_DQL[7]
FRC_DQL[6]
C5314
0.1uF
+1.5V_FRC_DDR
DDR3_MCK
+1.5V_FRC_DDR
DDR3_BA0
FRC_DQL[0]
DDR3_A[6]
DDR3_DQSUB
DDR3_A[2]
AR5304
22
DDR3_MCK
DDR3_DQL[0-7]
DDR3_DQSL
DDR3_DQU[2]
AR5302
22
DDR3_BA2
DDR3_DQL[0]
FRC_DML
DDR3_DML
DDR3_ODT
DDR3_A[8]
FRC_A[11]
FRC_A[9]
FRC_DQSLB
R53041K1%
DDR3_BA1
DDR3_DQU[0-7]
DDR3_BA1
DDR3_A[9]
DDR3_DQL[4]
DDR3_WEB
DDR3_A[0-13]
FRC_ODT
DDR3_DML
R53021K1%
FRC_BA1
R53011K1%
DDR3_DQU[7]
MVREFDQ
C5313
0.1uF
DDR3_DQU[1]
DDR3_RASB
DDR3_DQL[5]
FRC_A[12]
DDR3_DQL[3]
DDR3_DQU[5]
+1.5V_FRC_DDR
AR5307
22
FRC_A[4]
R5320 22
FRC_A[13]
DDR3_A[1]
AR5305
22
DDR3_DMU
FRC_DQU[2]
FRC_DQU[0]
DDR3_RASB
DDR3_CASB
FRC_A[8]
DDR3_A[11]
+1.5V_FRC_DDR
DDR3_DQSUB
R530956
FRC_A[2]
C5305
0.1uF
DDR3_A[12]
DDR3_DQU[6]
DDR3_MCK
DDR3_DQU[0]
DDR3_CASB
FRC_MCLK
FRC_DQU[5]
DDR3_WEB
R5313 22
+1.5V_FRC_DDR
AR5309
22
FRC_A[5]
DDR3_A[0]
DDR3_DQU[3]
R5317 22
C5306
0.1uF
R5314 22
FRC_WEB
DDR3_MCKB
C53150.01uF25V
C5308
0.1uF
R5311 22
AR5303
22
DDR3_MCKB
FRC_DQU[1]
DDR3_MCKB
DDR3_DQSU
C5309
0.1uF
FRC_A[7]
FRC_RASB
FRC_DMU
FRC_A[1]
MVREFCA
AR5301
22
C530422uF10V
DDR3_DQL[7]
DDR3_A[3]
FRC_DQSU
DDR3_A[13]
C53020.1uF
C5310
0.1uF
FRC_BA0
DDR3_BA2
DDR3_CKE
MVREFCA
FRC_A[6]
R5318 22
C53030.1uF16V
FRC_DQL[2]
AR5308
22
C5307
0.1uF
R5319 22
DDR3_DQU[4]
C53010.1uF
R53031K1%
DDR3_DQL[1]
C5311
0.1uF
FRC_MCLKB
DDR3_A[5]
DDR3_DQL[2]
R5315 22
FRC_DQL[1]
DDR3_DQSU
DDR3_DQSL
FRC_A[0]
DDR3_A[7]
FRC_A[3]
DDR3_A[4]
R5307
150
OPT
FRC_DQU[4]
R5305
2401%
H5TQ1G63DFR-PBCIC5301
NON 21:9 Cinema(1600MHz)
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
A15M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
R5308 0
DDR3_RESETB
FRC_DDR3_RESETB DDR3_RESETBR5322 22
H5TQ1G63DFR-RDCIC5301-*1
21:9 Cinema(1866MHz)
A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
NC_6T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_7T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
DDR3 4Mbit 53
MStar URSA5
55
2010. 08.18
Place Close to DDR Pin
Place Close to DDR Pin
Close to DDR Pin
Place the serail damping resistors in the middle of DRAM pattern
DDR3 1.5V De-Cap Place near Memory
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THERMAL
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
C541222uF10V
C541522uF10V
+3.3V_FRC
R54063.3K1%
L5404
3.6uHNR8040T3R6N
R54114.3K1%
R540420KOPT
C54071uF10V
C54092200pF
+12V
+1.26V_FRC
POWER_ON/OFF2_2
L5401
CIC21J501NE
R541027K1%
C541422uF10V
R54073.9K1%
+12V
C5411100pF50VOPT
R5409 10KOPT
IC5401AOZ1072AI
3AGND
2VIN
4FB
1PGND
5COMP
6EN
7LX_1
8LX_2
L5403
3.6uHNR8040T3R6N
C5410100pF
50VOPT
R540812K1%
R540510K
R540120K
POWER_ON/OFF2_2
C54060.1uF
R540310K
+3.3V_FRC
C54050.1uF C5413
22uF10V
R541210K1%
L5402
CIC21J501NE
0.1uFC5417
16V
C542110uF16V
R54161K1%
1uFC5418
10V
+3.3V_FRC +1.5V_FRC_DDR
R54144.3K1%
C542010uF16V
R54153.9K1%
C541610uF16V
C5419560pF50V
R541310K
C54083300pF
IC5402AOZ1072AI-3
EAN60922902
3AGND
2VIN
4FB
1PGND
5COMP
6EN
7LX_1
8LX_2
R540220K
IC5403AP7173-SPG-13 HF(DIODES)
EAN41406705
3
VCC
2
PG
4
EN
1
IN
5
GND
6
SS
7
FB
8
OUT
9
[EP]
C540210uF25V
C540410uF25V
C540310uF25V
C540110uF25V
URSA5 Power Block 54
MStar URSA5
55
2010. 08.18
Vout=0.8*(1+R1/R2)
+3.3V_FRC
TYPICAL 300mA
Vout=(1+R1/R2)*0.8
TYPICAL 980mA
R1
R2
2A R1
R2
CORE +1.26V_FRC
Placed on SMD-TOP
2A
Vout=0.6*(1+R1/R2)
R1
+1.5V of DDR&URSA5 uses same power line
TYPICAL 350mA
R2
+1.5V_FRC
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
MDS62110209
M7-*5
GASKET_8.5T
MDS62110209
M3-*5
GASKET_8.5T
MDS62110209
M5-*5
GASKET_8.5T
MDS62110204
M11-*2
GASKET_5.5T
MDS62110204
M6-*2
GASKET_5.5T
MDS62110204
M3-*2
GASKET_5.5T
MDS62110209
M12-*5
GASKET_8.5T
MDS62110209
M10-*5
GASKET_8.5T
MDS62110204
M12-*2
GASKET_5.5T
MDS62110204
M8-*2
GASKET_5.5T
MDS62110204
M1-*2
GASKET_5.5T
MDS62110204
M4-*2
GASKET_5.5T
MDS62110204
M9-*2
GASKET_5.5T
MDS62110209
M6-*5
GASKET_8.5T
MDS62110209
M9-*5
GASKET_8.5T
MDS62110204
M7-*2
GASKET_5.5T
MDS62110209
M2-*5
GASKET_8.5T
MDS62110204
M2-*2
GASKET_5.5T
MDS62110209
M11-*5
GASKET_8.5T
MDS62110204
M10-*2
GASKET_5.5T
MDS62110204
M5-*2
GASKET_5.5T
MDS62110209
M8-*5
GASKET_8.5T
MDS62110209
M4-*5
GASKET_8.5T
MDS62110209
M1-*5
GASKET_8.5T
MDS62110205
M1-*4
GASKET_7.5T
MDS62110206
M1-*3
GASKET_6.5T
MDS62110208
M1
GASKET_4.5T
MDS62110210
M1-*1
GASKET_5.0T
MDS62110208
M2
GASKET_4.5T
MDS62110208
M3
GASKET_4.5T
MDS62110208
M5
GASKET_4.5T
MDS62110208
M6
GASKET_4.5T
MDS62110208
M4
GASKET_4.5T
MDS62110208
M11
GASKET_4.5T
MDS62110208
M10
GASKET_4.5T
MDS62110208
M12
GASKET_4.5T
MDS62110208
M8
GASKET_4.5T
MDS62110208
M9
GASKET_4.5T
MDS62110208
M7
GASKET_4.5T
MDS62110210
M2-*1
GASKET_5.0T
MDS62110210
M4-*1
GASKET_5.0T
MDS62110210
M3-*1
GASKET_5.0T
MDS62110210
M7-*1
GASKET_5.0T
MDS62110210
M6-*1
GASKET_5.0T
MDS62110210
M5-*1
GASKET_5.0T
MDS62110210
M8-*1
GASKET_5.0T
MDS62110210
M11-*1
GASKET_5.0T
MDS62110210
M10-*1
GASKET_5.0T
MDS62110210
M9-*1
GASKET_5.0T
MDS62110210
M12-*1
GASKET_5.0T
MDS62110206
M2-*3
GASKET_6.5T
MDS62110206
M4-*3
GASKET_6.5T
MDS62110206
M3-*3
GASKET_6.5T
MDS62110206
M8-*3
GASKET_6.5T
MDS62110206
M7-*3
GASKET_6.5T
MDS62110206
M6-*3
GASKET_6.5T
MDS62110206
M5-*3
GASKET_6.5T
MDS62110206
M12-*3
GASKET_6.5T
MDS62110206
M11-*3
GASKET_6.5T
MDS62110206
M10-*3
GASKET_6.5T
MDS62110206
M9-*3
GASKET_6.5T
MDS62110205
M2-*4
GASKET_7.5T
MDS62110205
M3-*4
GASKET_7.5T
MDS62110205
M4-*4
GASKET_7.5T
MDS62110205
M7-*4
GASKET_7.5T
MDS62110205
M5-*4
GASKET_7.5T
MDS62110205
M8-*4
GASKET_7.5T
MDS62110205
M6-*4
GASKET_7.5T
MDS62110205
M11-*4
GASKET_7.5T
MDS62110205
M9-*4
GASKET_7.5T
MDS62110205
M12-*4
GASKET_7.5T
MDS62110205
M10-*4
GASKET_7.5T
MDS62110213
M20
GASKET3.5T_HEATSINK
MDS62110213
M21
GASKET3.5T_HEATSINK
MDS62110213
M22
GASKET3.5T_HEATSINK
MDS62110213
M23
GASKET3.5T_HEATSINK
MDS62110214
M5-*6
GASKET_9.5T
MDS62110214
M6-*6
GASKET_9.5T
MDS62110214
M12-*6
GASKET_9.5T
MDS62110214
M11-*6
GASKET_9.5T
MDS62110214
M9-*6
GASKET_9.5T
MDS62110214
M1-*6
GASKET_9.5T
MDS62110214
M4-*6
GASKET_9.5T
MDS62110214
M10-*6
GASKET_9.5T
MDS62110214
M2-*6
GASKET_9.5T
MDS62110214
M8-*6
GASKET_9.5T
MDS62110214
M7-*6
GASKET_9.5T
MDS62110214
M3-*6
GASKET_9.5T
SMD GASKET 56
BCM35230
56
2010. 09. 18
SMD GASKET 5.5T
SMD GASKET 8.5T
SMD GASKET 6.5T
SMD GASKET 7.5TSMD GASKET 4.5T
SMD GASKET 5.0T
SMD GASKET
SMD GASKET 9.5T
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
Fiber Optic
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
D38125.6V
ESD_COMMON
C38300.22uF10V
NEC_TXD
HP_ROUT_N
D3814
30V
ESD_COMMON
+3.3V_Normal
C38290.22uF10V
DSUB_HSYNC
R3803470K
D380830V
ESD_COMMON
C38260.1uF16V
R38102.7K
D3801
5.6V
ESD_COMMON
AMOTECH
BCM_RX
R3819
4.7K
DSUB_VSYNC
C38191uF10V
IC3804TPA6132A2
EAN60724701
3INR+
2INL+
4INR-
1INL-
5
OUTR
6
G0
7
G1
8
HPVSS
9CPN
10PGND
11CPP
12HPVDD
13
EN
14
VDD
15
SGND
16
OUTL
C381218pF50V
D380530V
C382410uF10V
C3805560pF50V
C380747pF50V
IC380174F08D
3Q0
2D0B
4D1A
1D0A
6Q1
5D1B
7GND
8Q2
9D2A
10D2B
11Q3
12D3A
13D3B
14VCC
HP_LOUT
P3802
SPG09-DB-009
1
2
3
4
5
6
7
8
9
10
+3.3V_Normal
C380947pF50V
HP_LOUT
C38181uF10V
L3805BG2012B080TF
C38040.1uF16V
JP3809
C38150.1uF
BCM_TX
+3.5V_ST
HP_DET
RGB_DDC_SCL
C381318pF50V
C38282.2uF10V
SPDIF_OUT
R380110K
OPT
C3806560pF50V
HP_ROUT
C38231uF10V
D3810KDS184
A2
C
A1
HP_ROUT_P
HP_ROUT
R380210K
OPT
R3818
OPT
C38201uF10V
RGB_DDC_SDA
R3825
OPT100K
D380330VOPT
R380875
R3809
2.7K
C38252.2uF10V
D3809
5.6VOPT
D3811
5.6VOPT
R38270
OPT
R38281K
PC_L_IN
R380775
R381222
D3813
30V
ESD_COMMON
R381310K
R3805
2.7K
C38170.1uF
R381410K
C38160.1uF
DSUB_B+
C3803560pF50V
R38151KDSUB_DET
HP_LOUT_N
C38140.1uF
JK3802
JST1223-0011
GND
2
VCC
3
VINPUT
4FIX_POLE
Q38012SC3052
E
B
C
L3803BLM18PG121SN1D
+5V_Normal
L3804BG2012B080TF
R38264.7K
D3802
5.6V
ESD_COMMON
AMOTECH
DSUB_G+
D3804
30V
+3.3V_Normal
+3.3V_Normal
JK3803KJA-PH-0-0177
3DETECT
4L
5GND
1REDID_WP
R3820
OPT
R3804470K
C380847pF50V
SIDE_HP_MUTE
P3801
SPG09-DB-010
1RED
2GREEN
3BLUE
4GND_1
5DDC_GND
6RED_GND
7GREEN_GND
8BLUE_GND
9NC
10
SYNC_GND
11
GND_2
12
DDC_DATA
13
H_SYNC
14
V_SYNC
15
DDC_CLOCK
16SHILED
R3817
4.7K
JP3808
+3.3V_Normal
DSUB_R+
R381122
D380730V
ESD_COMMON
NEC_RXD
IC3802
AT24C02BN-SH-T
3A2
2A1
4GND
1A0
5SDA
6SCL
7WP
8VCC
C38272.2uF10V
D380630V
ESD_COMMON
PC_R_IN
C3802560pF50V
C38211uF10V
R380675
HP_LOUT_P
+5V_Normal
IC3803
MAX3232CDR
EAN41348201
3C1-
2V+
4C2+
1C1+
6V-
5C2-
7DOUT2
8RIN2
9ROUT2
10DIN2
11DIN1
12ROUT1
13RIN1
14DOUT1
15GND
16VCC
IR_OUTR38290
IR_OUT
+3.5V_ST
R3831
4.7K
OPT
R3830
4.7K
OPT
R38230
R38220
R38210
R38240
R385422
R385522
L3806BLM15BD121SN1
L3807BLM15BD121SN1
L3808BLM15BD121SN1
R3850 0
OPTR3851 0
OPTR3853 0
OPT
R3852 0
OPT
D3808-*15.6V
ESD_CERADIODE
D3806-*15.6V
ESD_CERADIODE
D3807-*15.6V
ESD_CERADIODE
D3812-*15.6VESD_CERADIODE
D3813-*1
5.6VESD_CERADIODE
D3814-*1
5.6VESD_CERADIODE
R3856 22
R3857 22
R38581K
R38162.7K
R3859100
R3860100
R38610
C381022pF50V
C381122pF50V
R38620
R38630
JK3801
PEJ027-04
6B T_TERMINAL2
7B B_TERMINAL2
5 T_SPRING
4 R_SPRING
7A B_TERMINAL1
6A T_TERMINAL1
3 E_SPRING
1ST : 0TRIY80001A, 2ND : 0TR387500AA
D3804,D3805,D3806D3807,D3808,D3813D3814
RGB PC
Q3801
D3810
RS232C
DUAL COMPONENT
HIGH : SELECT X1, Y1, SELECT MAIN TX/RX
PC AUDIO
Close to the IC
1ST : EAH39491601, 2ND : EAH33945901
SPDIF OUT
RGB/ PC AUDIO/ SPDIF/ EARPHONE/ RS232C
EARPHON JACK
EARPHONE AMP
1ST : 0DD184009AA, 2ND : 0DSIH00028A
LOW : SELECT X0, Y0, SELECT MICOM TX/RX
BCM35230
9999LV7 COMM JACK
Closed to JACKLPF READEY(For H/P Noise Improvement)
Copyright © 2011 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only