iso-8859-1 latch flipflops reg counters

Upload: yuvraj-pratap-singh

Post on 04-Jun-2018

224 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    1/22

    Latch & Flip-flop

    Balvinder Panwar 112/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    2/22

    Sequential Logic

    Block Diagram of Sequential Logic

    Balvinder Panwar 212/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    3/22

    SR NOR Latch

    Balvinder Panwar 3

    Logical Diagram Functional Table

    Simplified Functional Table

    12/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    4/22

    SR NAND Latch with Control Input

    Balvinder Panwar 4

    Logical Diagram Functional Table

    12/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    5/22

    D Type Latch

    Balvinder Panwar 5

    Logical Diagram Functional Table

    12/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    6/22

    Master Slave Flip-flop

    Balvinder Panwar 612/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    7/22

    Master Slave JK Flip-flop

    Balvinder Panwar 712/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    8/22

    D Type Positive Edge Triggered Flip-flop

    Balvinder Panwar 812/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    9/22

    Standard Graphical Symbol

    Circle on block shows complement

    positive pulse

    negative pulse

    positive edgenegative edge

    Arrow like symbol shows a dynamic input where flip-flop responded towards edge transition for clock pulseinput

    Balvinder Panwar 912/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    10/22

    Standard Graphical Symbol

    Balvinder Panwar 1012/10/2013

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    11/22

    Registers

    12/10/2013 Balvinder Panwar 11

    Register is a group of Flip-Flops.

    It stores binary information 0 or 1.

    It is capable of moving data left or right with clock pulse.

    Registers are classified as Serial-in Serial-Out

    Serial-in parallel Out

    Parallel-in Serial-Out

    Parallel-in parallel Out

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    12/22

    Serial-In, Parallel-Out Unidirectional Shift Register

    12/10/2013 Balvinder Panwar 12

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    13/22

    Parallel-in Unidirectional Shift Register

    12/10/2013 Balvinder Panwar 13

    Parallel input data is applied at IAIBICID.

    Parallel output QAQBQCQD.

    Serial input data is applied to A FF.

    Serial output data is at output of D FF.

    L/Shift is common control input. L/S = 0, Loads parallel data into register.

    L/S = 1, shifts the data in one direction.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    14/22

    Universal Shift Register

    12/10/2013 Balvinder Panwar 14

    Bidirectional Shifting.

    Parallel Input Loading.

    Serial-Input and Serial-Output.

    Parallel-Input and Serial-Output.

    Common Reset Input.

    4:1 Multiplexer is used to select register operation.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    15/22

    Counters Counter is a register which counts the sequence in binary form. The state of counter changes with application of clock pulse.

    The counter is binary or non-binary.

    The total no. of states in counter is called as modulus.

    If counter is modulus-n, then it has n different states.

    State diagram of counter is a pictorial representation of counter states

    directed by arrows in graph.

    12/10/2013 Balvinder Panwar 15

    000

    100

    111

    110

    101

    001

    010

    011

    State diagram of mod-8 counter

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    16/22

    4-bit Binary Ripple Counter

    12/10/2013 Balvinder Panwar 16

    All Flip-Flops are in togglemode.

    The clock input is applied.

    Count enable = 1.

    Counter counts from 0000to 1111.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    17/22

    Synchronous Binary Counter

    12/10/2013 Balvinder Panwar 17

    The clock input iscommon to all Flip-Flops.

    The T input is function ofthe output of previous flip-flop.

    Extra combination circuitis required for flip-flopinput.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    18/22

    Counter based on Shift Registers (Asynchronous)

    12/10/2013 Balvinder Panwar 18

    The output of LSB FF is connected as D input to MSB FF.

    This is commonly called as Ring Counter or Circular Counter.

    The data is shifted to right with each clock pulse.

    This counter has four different states.

    This can be extended to any no. of bits.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    19/22

    Twisted Ring Counter or Johnson Counter

    12/10/2013 Balvinder Panwar 19

    The complement output of LSB FF is connected as D input to MSB FF.

    This is commonly called as Johnson Counter.

    The data is shifted to right with each clock pulse.

    This counter has eight different states.

    This can be extended to any no. of bits.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    20/22

    Design Procedure for Synchronous Counter

    12/10/2013 Balvinder Panwar 20

    The clock input is common to all Flip-Flops.

    Any Flip-Flop can be used.

    For mod-n counter 0 to n-1 are counter states.

    The excitation table is written considering the present state and nextstate of counter.

    The flip-flop inputs are obtained from characteristic equation.

    By using flip-flops and logic gate the implementation of synchronous

    counter is obtained.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    21/22

    Difference between Asynchronous and

    Synchronous Counter

    12/10/2013 Balvinder Panwar 21

    Asynchronous Counter Synchronous Counter

    1. Clock input is applied to LSBFF. The output of first FF is

    connected as clock to nextFF.

    1. Clock input is common toall FF.

    2. All Flip-Flops are toggle FF. 2. Any FF can be used.

    3. Speed depends on no. of FFused for n bit .

    3. Speed is independent of no.of FF used.

    4. No extra Logic Gates arerequired. Cost is less.

    4. Logic Gates are requiredbased on design. Cost ismore.

  • 8/13/2019 ISO-8859-1 Latch Flipflops Reg Counters

    22/22

    12/10/2013 Balvinder Panwar 22