intrduction to the course
DESCRIPTION
Start Group courseTRANSCRIPT
http://www.bized.co.uk
Copyright 2006 – Biz/ed
Introduction to the Course
1
Session 0
http://www.bized.co.uk
Copyright 2006 – Biz/ed
2
Session 0
Start Group 2011
Alaa Salah Shehata Abdel Rahman
Mahmoud A.M. Abdel Latif
Mohamed Salah Mahmoud
Mohamed Mohamed Talaat
contact us
Facebook group
http://www.bized.co.uk
Copyright 2006 – Biz/ed
-Introduction to VHDL
-Statements in VHDL
-Sequential Statements
-Concurrent Statements
-Data Objects
-Data Operators
-Data types
-FSM finite state machines
-Structural Description
-Testbench
-Introduction to FPGA
-Implementation on FPGA
3
Session 0
Course Outlines 0 Digital Design using VHDL
http://www.bized.co.uk
Copyright 2006 – Biz/ed
4
Session 0
Illustration Examples Exercises Labs
Each Session includes
Refresh Your Memory
Assignment Time for your Questions
Demo Questions
http://www.bized.co.uk
Copyright 2006 – Biz/ed
5
Session 0
Mini Project
Through our course there will be
Main Project
http://www.bized.co.uk
Copyright 2006 – Biz/ed
6
Session 0
Start Group VHDL Guide
Start Group material
VHDL Summary
Sessions Slides
http://www.bized.co.uk
Copyright 2006 – Biz/ed
7
Session 0
Xilinx ISE
Tools Used during course
Modelsim
http://www.bized.co.uk
Copyright 2006 – Biz/ed
8
Session 0
Finally, we hope you remember us through our attendance certification
http://www.bized.co.uk
Copyright 2006 – Biz/ed
See You Next Session
9
Session 0