Upload File

fpga ÷z z s ¥ k 4 - rohmr16 r26 l1 l2...

  • Home
  • Documents
  • FPGA ÷Z z S ¥ k 4 - RohmR16 R26 L1 L2 ※内容は予告なく変更する場合がありますので、ご了承ください。 2015.12.01 Title FPGA Power Supply Reference Board
1
© 2015 ROHM Co.,Ltd. Lineup ছথॵউ Equivalent Circuit Diagram ಉଡ଼ FPGA௬य़ॵॺभலਗ਼౺জইঞথ५شॻ Common power Supply Reference Board specifically designed for FPGA evaluation kit Features Applications ಕड़থॱ౪भਤ৲दॊH 3 Reg TM ౪प ॉੀਈৈॡছ५भৈச௦ਙચৰਠ H 3 Reg TM , an evolutionary constant ON-time control method, is utilized for class-leading load response characteristics FPGA৷ਗ਼౺ Power supply for FPGA Block Diagram ঈটॵॡ FPGA Power Supply Reference Board FPGA৷ਗ਼౺জইঞথ५شॻ Meeting The Power Supply Demands of FPGA Evaluation Kit FPGA௬य़ॵॺभਗ਼౺ਏञघ BD95601MUV, BD95602MUV TSD : Thermal Shut Down, UVLO : Under Voltage Lock Out, OVP : Over Voltage Protection, OCP : Over Current Protection BD95601MUV BD95602MUV 12V 1.0V / 6A 3.00% 1.8V / 6A 5.00% 2.0V / 2A 3.00% 2.5V / 8A 5.00% 1.0V / 6A 3.00% 1.35V / 1.5A / 4A 5.00% 1.2V / 4A 2.50% 3.3V / 8A 5.00% Part No. Input Voltage (V) Output Voltage (V) Reference Voltage (V) Switching Frequency (kHz) Protection Functions Package TSD UVLO OVP OCP BD95601MUV 4.5 to 25 0.75 to 2.0 0.75 ± 1.0% 200 to 500 VQFN020V4040 BD95602MUV 5.5 to 28 1.0 to 5.5 0.70 ± 1.0% 150 to 500 VQFN032V5050 BD95601MUV BD95601MUV BD95601MUV BD95602MUV BD95601MUV BD95601MUV BD95601MUV Vccint (1V) Vccbram (1V) Vccaux (1.8V) Vccaux_io (1.8V) Vccadc (1.8V) Vcco (1.8V) MGTVccaux (1.8V) Vccaux_io (2.0V) Vcco (2.5V) Vcco (3.3V) MGTVcc (1.0V) Vcco (1.35/1.5V) MGTAVtt (1.2V) MGTAVTTrcal (1.2V) Power Supply Reference Board Universal Base Board +12V REG1_5V PG_1 PG_2 EN_1 EN_1MGT EN_1.2 EN_1.35/1.5 EN_1.8 EN_2 C1 R1 R2 R18 SS EN/SLLM ILIM VCC FB U1 BD95601MUV R4 C2 R3 JP1 R20 R10 R5 C7 1 2 3 4 5 20 19 18 17 16 R6 C4 1V 1VMGT 1.2V 1.35/1.5V 1.8V 2V Q2 GND PGND R11 R12 6 8 7 9 10 HG 14 15 13 12 11 C6 R8 R7 C5 C10 C11 C12 C14 C13 C3 R13 C8 Q1 L1 SW VDD LG PGND GND PGOOD OUT VIN BOOT IS+ IS- FS FREQ VOUT EN_3.3 3.3V R5 R6 C6 EN_2.5 2.5V PGND GND U1 BO95602MUV ILIM1 MCTL1 SS1 PGOOD1 EN1 BOOT1 HG1 SW1 ILIM2 VO2 SS2 PGOOD2 EN2 BOOT2 HG2 SW2 17 18 19 20 21 22 23 24 8 7 6 5 4 3 2 1 25 26 27 28 29 30 31 32 16 15 14 13 12 11 10 9 C19 C9 Q1 C7 Q2 C3 C2 C1 REG2_3.3V REG1_5V +12V Q4 C29 C12 Q3 C8 R8 C4 R7 C5 R15 R25 MCTL2 FS1 FB1 AGND REF FB2 FS2 CTL PGND1 LG1 VO1 REG2 REG1 VIN LG2 PGND2 R16 R26 L1 L2 ※内容は予告なく変更する場合がありますので、ご了承ください。 www.rohm.co.jp 2015.12.01

Upload: others

Post on 08-Oct-2020

1 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: FPGA ÷Z z S ¥ k 4 - RohmR16 R26 L1 L2 ※内容は予告なく変更する場合がありますので、ご了承ください。 2015.12.01 Title FPGA Power Supply Reference Board

© 2015 ROHM Co.,Ltd.

Lineup

Equivalent Circuit Diagram

FPGA Common power Supply Reference Board specifically designed for FPGA evaluation kit

Features

Applications

H3RegTM

H3RegTM, an evolutionary constant ON-time control method, is utilized for class-leading load response characteristics

FPGA Power supply for FPGA

Block Diagram

FPGA Power Supply Reference Board FPGA Meeting The Power Supply Demands of FPGA Evaluation Kit FPGA

BD95601MUV, BD95602MUV

TSD : Thermal Shut Down, UVLO : Under Voltage Lock Out, OVP : Over Voltage Protection, OCP : Over Current Protection

BD95601MUV BD95602MUV

12V 1.0V / 6A

3.00%

1.8V / 6A 5.00%

2.0V / 2A 3.00%

2.5V / 8A 5.00%

1.0V / 6A 3.00%

1.35V / 1.5A / 4A 5.00%

1.2V / 4A 2.50%

3.3V / 8A 5.00%

Part No. Input Voltage (V)

Output Voltage (V)

Reference Voltage

(V)

Switching Frequency

(kHz)

Protection Functions

Package

TSD UVLO OVP OCP

BD95601MUV 4.5 to 25 0.75 to 2.0 0.75 ± 1.0% 200 to 500 VQFN020V4040

BD95602MUV 5.5 to 28 1.0 to 5.5 0.70 ± 1.0% 150 to 500 VQFN032V5050

BD95601MUV

BD95601MUV

BD95601MUV

BD95602MUV

BD95601MUV

BD95601MUV

BD95601MUV

Vccint (1V)

Vccbram (1V)

Vccaux (1.8V)

Vccaux_io (1.8V)

Vccadc (1.8V)

Vcco (1.8V)

MGTVccaux (1.8V)

Vccaux_io (2.0V)

Vcco (2.5V)

Vcco (3.3V)

MGTVcc (1.0V)

Vcco (1.35/1.5V)

MGTAVtt (1.2V)

MGTAVTTrcal (1.2V)

Power Supply Reference Board

Universal Base Board

+12V

REG1_5V

PG_1

PG_2

EN_1

EN_1MGT

EN_1.2

EN_1.35/1.5

EN_1.8

EN_2

C1

R1

R2

R18

SS

EN/SLLM

ILIM

VCC

FB

U1 BD95601MUV

R4

C2

R3 JP

1 R2

0

R10

R5

C7

1

2

3

4

5

20 19 18 17 16

R6 C4

1V

1VMGT

1.2V

1.35/1.5V

1.8V

2V Q2

GND PGND

R11

R12 6 8 7 9 10

HG

14

15

13

12

11

C6

R8

R7

C5

C10

C11

C12

C14

C13

C3

R13 C8

Q1

L1 SW

VDD

LG

PGND

GND

PGO

OD

OUT

VIN

BOO

T IS

+

IS-

FS

FREQ

VOUT

EN_3.3

3.3V

R5 R6

C6

EN_2.5

2.5V

PGND GND

U1 BO95602MUV

ILIM1

MCTL1

SS1

PGOOD1

EN1

BOOT1

HG1

SW1

ILIM2

VO2

SS2

PGOOD2

EN2

BOOT2

HG2

SW2

17

18

19

20

21

22

23

24

8

7

6

5

4

3

2

1

25 26 27 28 29 30 31 32

16 15 14 13 12 11 10 9

C19

C

9

Q1

C7

Q2

C3

C2

C1

REG

2_3.

3V

REG

1_5V

+12V

Q4

C29

C

12

Q3

C8

R8

C4 R7

C5

R15 R25

MC

TL2

FS1

FB1

AGND

REF

FB2

FS2

CTL

PGND

1

LG1

VO1

REG

2

REG

1

VIN

LG2

PGND

2

R16

R26

L1 L2

※内容は予告なく変更する場合がありますので、ご了承ください。

www.rohm.co.jp

2015.12.01

FPGA Module How-To - documentation.help · LabVIEW FPGA Module installed. Communicating with FPGA VIs (FPGA Interface) This book provides functions and procedures that enable host

НИЙСЛЭЛИЙН ЦАГДААГИЙН ГАЗРЫН ГЭР БҮЛИЙН …crc.gov.mn/contents/raw/12/3/280/2015.12.01-police.pdf · Цахим тоглоом 2.1.Интернет

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

ЦАХИМ Эрин ба хүүхдийн эрх - crc.gov.mncrc.gov.mn/contents/raw/12/3/281/2015.12.01-UNICEF.pdf · Цахим эрин ба хүүхэд • Цахим эрин

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Io t 디바이스 어떻게 발전하고 무엇을 바꿀가 2015.12.01

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

akciosujsag.hu - Hervis, 2015.12.01-12.31

平成27年度全日本総合バドミントン選手権大会 2015.12.01 …...2015/12/06  · 平成27年度全日本総合バドミントン選手権大会 2015.12.01-06 代々木第二体育館

Введение в LabVIEW FPGA - nstu.runitec.nstu.ru/.../LabVIEW_FPGA_Webcast_6.14_rus.pdf · LabVIEW LabVIEW FPGA Процессор реального FPGA времени 1 23

ЦАХИМ ОРЧИН ДАХЬ ХҮҮХЭД ХАМГААЛАЛcrc.gov.mn/contents/raw/12/3/279/2015.12.01-huuhdiin_tuluu_gazar.pdf · дүрс нь хүүхдэд зориулагдсан,

FPGA and CPLD Solutions - Subscribe | EE Catalogeproductalert.com/digitaledition/fpga/2010/FPGA and CPLD Solutions... · FPGA and CPLD Solutions ... (FMC VITA57) specification that

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

akciosujsag.hu - Office Depot, 2015.12.01-12.31

Intézet törzs változás 2015.12.01-től (kód szerint) · Intézet törzs változás 2015.12.01-től (kód szerint) Név változás Kód Régi név Új név 001194680 Semmelweis

VERSATILE FPGA PLATFORM Easy-access to FPGA technology

FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

System- Realisierung - Support Server · Allegro FPGA System Planner Cadence ORCAD Capture FPGA PCB Tool Cadence Precision RTL FPGA Synthese Mentor Leonardo Spectrum FPGA Synthese

MAX10 FPGA デザイン・ガイドライン...デザインの仕様 Page3 2014年12月 Altera Corporation MAX10 FPGA デザイン・ガイドライン デザインの仕様 多くの場合、FPGA

Fpga 03-cpld-and-fpga

FPGA intimn e - InstallFest fileObsah I Uvod do FPGA I Open-Source nastroje pro praci s FPGA I Podrobnosti technologie FPGA I Reverse-engineering FPGA prakticky Marek Va sut

FPGA Two Day Advanced FPGA Workshop Instructors

FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

ESS | FPGA for Dummies | 2015-12-08 | Maurizio Donna FPGA for Dummies Basic FPGA architecture

FPGA Devices & FPGA Design Flow ECE 545 Lecture 8

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...ljkau/Course/101/1012/... · Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

FPGA Security FPGA bitstream FPGA Authentication FPGA ... · PDF fileFPGA Security, FPGA Configuration, FPGA Bitstream, FPGA Authentication Business Considerations for Systems with

FPGA Pinout - how to define pins for FPGA

NLA-5 Series Rigging Manual 2015.12.01.. Preparation Material 2

FPGA Devices & FPGA Design Flow

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and