design of mm-wave injection locking power...
TRANSCRIPT
1
Design of mm-wave Injection Locking Power Amplifier
Student: Jiafu Lin
Supervisor: Asst. Prof. Boon Chirn Chye
2
Design Review
Ref. Process Topology VDD
(V)
Gain
(dB)
P1dB
(dBm)
Psat
(dBm)
PAE
(%)
Pin@
Psat
(dBm)
RFIC
2008[1]
65nm
CMOS
T-line 1.2 4.5 6 9 8.5 4.5
JSSC
2007[2]
90nm
CMOS
Lumped
LC
1.2 5.2 6.4 9.3 7.4 8
JSSC
2009[3]
90nm
CMOS
Transformer 1.2 13.8 6.8 11 14.6 1.2
JSSC
2010[4]
65nm
CMOS
Transformer 1.2 16 5 11.5 15.2 5
TMTT
2000[5]
90nm
CMOS
Distributed 1.8 26.1 10.5 14.5 10.2 0
ISSCC
2011[6]
65nm
CMOS
Distributed
1 20 15 18.6 15.1 6
Data with underline is estimated by difference between Psat and Gain
3
ILPA Design
• PA is the circuit increases power of a signal by taking energy from a DC supply
• The efficiency is most important, PA is the most power hungry block in a system
Efficiency
Output Power
Gain
bandwidth Size
Input Power
DC
Supply
Basics of PA
4
ILPA Design
• 1914 Armstrong demonstrated regenerative receiver to overcome low gain of vacuum tube
• Oscillator can achieve maximum 78.5% efficiency theoretically with infinite gain. Even, at mm-wave frequency, the efficiency is around 20%.
Armstrong regenerative receiver
5
ILPA Design
• OOK is simplest modulation scheme
– Power oscillator requires a long start-up time
– Output spectrum is poor & poor spectrum efficiency
• Phase modulation is preferred
Different Modulation Types
6
ILPA Design
• A synchronization process between input signal and output signal of oscillator, in terms of frequency, phase.
• FM modulation using injection locking is widely employed in Frequency Hoping (FH) system, ex. Bluetooth.
• The problem is the achievable modulation frequency
Injection locking Power amplifier
ILPA: State 1
ILPA: State 2
7
ILPA Design
0sinB
d
dt
0
2
inB
out
P
P Q
0 B Phase difference between input and output, frequency difference and the half injection lock bandwidth
Input and output power into tank, free-running frequency and tank’s quality factor
inPoutP 0 Q
Edler’s Euquation
8
ILPA Design
• The time constant is determined by half injection locking bandwidth
• Locking time is determined by phase difference and half injection locking bandwidth
0{ } Bt
ss ss e
0sin( )ss
B
arc
9
ILPA Design
• Time constant approaches minimum value when injection frequency equals to free-running frequency
• Time constant reaches infinite when injection frequency close to the limit of injection locking range
Time constant versus injection frequency difference
10
ILPA Design
• Gain versus frequency, maximum is shown in free running frequency
• Bandwidth is determined by injection-locking bandwidth
ILPA gain versus injection frequency difference
11
PA Ex 1 : A Compact V-band Injection-Locked PA
• A single-Stage V-band has been ILPA implemented on STM 65nm CMOS technology
• A 2:1 transformer employed to transform a 50 ohm load to a relatively high impedance load
• Size: 250um x 400 um
Schematic of ILPA Chip photo
12
PA Ex 1 : A Compact V-band Injection-Locked PA
• Simulation shows Lp of 180pH and Ls 66pH
• The simulated quality factor is 11 and 14.3 respectively for Lp and Ls
HFSS model of transformer Simulation results of transformer
13
PA Ex 1 : A Compact V-band Injection-Locked PA
• Output power of 9.6 dBm has been achieved at 1 V gate bias, a slightly less than simulated 10.1 dBm
• Best efficiency 17.3 % is shown at gate bias of 0.7 V, 19.6 % is shown on simulation.
0.70 0.75 0.80 0.85 0.90 0.95 1.00
15.0
15.5
16.0
16.5
17.0
17.5
18.0
18.5
19.0
19.5
20.0
PAE Meas. Output Power Meas.
PAE Sim. Output Power Sim.
VGG Bias (V)
PA
E (
%)
9.0
9.2
9.4
9.6
9.8
10.0
10.2
Ou
tpu
t P
ow
er
(dB
m)
Meas. PAE & Output Power VS VGG of ILPA
14
PA Ex 1 : A Compact V-band Injection-Locked PA
52.5 53.0 53.5 54.0 54.5
6
12
18
24
30
36
42
Power Gain Meas. Injection Power Meas.
Power Gain Sim. Injection Power Sim.
Freq. (GHz)
Pow
er
Gain
(dB
)
-30
-20
-10
0
Min
imum
Inje
ction P
ow
er
(dB
m)
• The injection locking range covers from 52.5 GHz to 54.5 GHz
• The maximum gain is 29 dB at 53.5 GHz
Meas. Injection Locking range of ILPA
15
PA Ex 1 : A Compact V-band Injection-Locked PA
• Conclusion
• Drawbacks
Ref. Process Topology VDD
(V)
Gain
(dB)
P1dB
(dBm)
Psat
(dBm)
PAE
(%)
Pin@
Psat
(dBm)
This
work
65nm
CMOS
Injection 1.2 29 NA 9.6 17.3 -21
JSSC
2009[3]
90nm
CMOS
Transformer 1.2 13.8 6.8 11 14.6 1.2
JSSC
2010[4]
65nm
CMOS
Transformer 1.2 16 5 11.5 15.2 5
TMTT
2000[5]
90nm
CMOS
Distributed 1.8 26.1 10.5 14.5 10.2 0
ISSCC
2011[6]
65nm
CMOS
Distributed
1 20 15 18.6 15.1 6
16
PA Ex 1 : A V-band Injection-Locked PA
• Drawbacks
– Direct transformer coupled output is sensitive to pulling and load.
– Injection locking range is very small, just 2 GHz
– Unable to support amplitude modulation
The proposed ILPA can achieve 17.3% PAE and 9.6dBm output power with only one stage design in a compact layout using STM 65nm CMOS technology. The proposed method can reduced the required input power to -20 dBm, Hence improves the PAE.
17
PA Ex 2 : A Dual-Mode Wideband ILPA
• To support amplitude modulation required in 60GHz standard, linear mode is necessary, for linear amplifier, a back-off is usually needed.
• The single carrier modulation using QPSK/BPSK does not requires such high-back off.
• Dual Mode PA is proposed, linear mode, non-linear mode
Schematic of ILPA2
18
PA Ex 2 : A Dual-Mode Wideband ILPA
• When V_M is low
– Cross coupled pair is turned off, presents a high impedance to the load of 1st stage.
– Cascode as 1st Stage , common source as output stage
Schematic of ILPA2 under linear mode
19
PA Ex 2 : A Dual-Mode Wideband ILPA
• Size estimation based on gain budget for the optimization of efficiency.
• Proposed MAG based transformer impedance matching method for multi-stage impedance matching.
Conceptual Diagram of impedance matching MAG over transformer size changing
20
PA Ex 2 : A Dual-Mode Wideband ILPA
• The parasitic capacitance and transformer inductance determines free-running frequency.
• Cascode input stage and output common source can reduce ratio of injection power and tank’s output power, Hence improve the locking bandwidth.
• Oscillation tank has been isolated from antenna.
• Output power level are variable according to gate bias of CS.
ILPA under high gain mode Equivalent circuit
21
PA Ex 2 : A Dual-Mode Wideband ILPA
• Output spectrum with 2Gbps QPSK(left) and PI/4 DQPSK(right) shows a excellent Adjacent Channel Power Ratio (ACPR.)
• Better performance is shown in PI/4 DQPSK.
Output Spectrum with 2Gbps QPSK Output Spectrum with 2Gbps PI/4 DQPSK
22
PA Ex 2 : A Dual-Mode Wideband ILPA
• EVM performance is shown in figure.
• EVM increases as data rate increases.
• PI/4 DQPSK shows better EVM performance
EVM simulation results
23
PA Ex 2 : A Dual-Mode Wideband ILPA
Design parameters relationship
Injection
Locking
bandwidth
Time
constant
Phase error
Modulation
Type
EVM
24
PA Ex 2 : A Dual-Mode Wideband ILPA
• Meas. Small signal gain 15.4dB and 3-dB bandwidth from 54.5-59 GHz
• About 5 GHz frequency discrepancy between simulation and measurement
Meas. Small signal results
25
PA Ex 2 : A Dual-Mode Wideband ILPA
• P1dB is 10.1 dBm with a input of -2.9 dBm, while simulation results shows a peak gain of 16 dB and P1dB of 7.0 dBm.
• The measured results show 21.7 % PAE with 2dBm input
Meas. Large signal results
26
PA Ex 2 : A Dual-Mode Wideband ILPA
• 10.2dBm maximum output power at 55GHz from injection locking mode
• Locking range is from 50GHz to 59GHz, PAE is 15.4 %
Meas. High gain mode performance
27
PA Ex 2 : A Dual-Mode Wideband ILPA
• A first wideband dual-mode PA has been demonstrated at V-band with a size of 260umx400um.
• The linear mode shows 10.1dBm P1dB and 21.7% PAE, with a small signal gain of 15.4dB.
• The injection lock range can cover from 50GHz to 59GHz and the output is 10.2dBm with efficiency larger than 15%
Chip size : 260um x 400um
28
PA Ex 2 : A Dual-Mode Wideband ILPA
Ref. Process Bandwidth
(GHz)
VDD
(V)
Gain
(dB)
P1dB
(dBm)
Psat
(dBm)
PAE
(%)
Pin@
Psat
(dBm)
This
work1
65nm
CMOS
2 1.2 29 NA 9.6 17.3 -21
This
work2a
65nm
CMOS
9 1.2 36.5 NA 10.2 15.4 -26
This
work2b
4.5 1.2 16 10.1 13 21 3
2a, 2b are two different modes with the same circuit
2a is injection locking mode
2b is linear mode
29
Reference
• [1] Valdes-Garcia, “60 GHz transmitter circuits in 65nm CMOS” , Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE
• [2] Terry Yao, “Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio”, Solid-State Circuits, IEEE Journal of, 2007, vol 42, pp1044-1057
• [3] Chowdhury, “Design Considerations for 60 GHz Transformer-Coupled CMOS Power Amplifiers”, Solid-State Circuits, IEEE Journal of, 2009, vol 44, pp 2733-2744
• [4] Chan, “A 58-65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V Supply”, Solid-State Circuits, IEEE Journal of, 2010, vol 45, pp 554-564
• [5] Yung-Nien Jen , “Design and Analysis of a 55-71-GHz Compact and Broadband Distributed Active Transformer Power Amplifier in 90-nm CMOS Process”, 2009, vol 57, pp 1637-1646
• [6] Jiashu Chen, “A compact 1V 18.6dBm 60GHz power amplifier in 65nm CMOS”, Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International