candidate documentation
TRANSCRIPT
Previous Employment
12/11/2012 20:47:45Vacancy Name: 10000445 KTP Associate – Graduate Engineer/Physicist
Candidate Name: Waseem Anwar
Candidate Id: 985834
Personal DetailsTitle: MrForename(s): WaseemSurname / Family name: AnwarPreferred Name:National Insurancenumber:
SN806140A
Teachers PensionsNumber (existingteaching staff):Number/Street: 177 Mitcham Lane,Post Town: LondonPostcode: SW16 6NACountry: United KingdomPreferred TelephoneNumber:
00447576747721
Mobile Phone Number:Home Email Address: [email protected] TelephoneNumber:Work Email Address:Do you require aCertificate ofSponsorship to take upthis post?:
Yes
Where did you see thepost advertised?:
www.jobs.ac.uk
Employment DetailsPost held:Date appointed:Notice period:Salary:Other benefits:Name and address ofemployer:Postcode:Brief details of mainduties / responsibilitiesof your post, includingreasons for wishing toleave:
Date From: Jun-2009Date To: Jan-2011Employer’s Name andAddress:
Center of Excellence in FPGA/ASIC Research, Islamabad,Pakistan
Post held: Research AssistantReason for Leaving: I resigned from the position because I was coming to UK for
higher education.
Page 1
Secondary Qualification Details
Higher Qualification Details
12/11/2012 20:47:45Main Function: I was hired to work as Research Assistant on project of “Design
and Verification of Low-Power, High-Speed IP Suite for UniversalSerial Bus (USB 3.0)” and "Home Automation through Power-lineCommunication". I also assisted other team members in writingresearch proposals and documentation of product specifications.during my stay I worked on design and development of variouscommercial level projects e.g. Automatic Water heater Controller,Finger-print based Car ignition system etc.
Job Responsibilities:•To write C/C++ codes for DSP implementations, variousmicrocontrollers and processors. Optimization for fastperformance by reading assembly code.•To understand specification and interface design of FPGAs,ensuring reliable interfaces under all appropriate conditions.•Responsible for Debugging product, testing and resolve FPGAdesigns and interfaces on hardware for production releasesusing Board testing and lab equipment such as Logic Analysersand high speed oscilloscopes.•To write reliable and efficient Verilog code for simulation andsynthesis, mainly for Xilinx FPGAs. High awareness of devicetargeting in source code. Careful and secure clock domaincrossings.•To experiment algorithm modelling using Matlab/Simulink and toconvert models in RTL verilog implementation for both ASIC andFPGA.
Education Details
Date From: Jul-2004Date To: Jul-2007Name of Institution: Punjab College of Information TechnologyQualifications includingsubject and gradesobtained:
Foundation of Sciences with Mathematics, chemistry, Physics,Biology
Date Awarded: Jul-2007
Name of Institution: National University of Sciences and Technology - PakistanDate From: Sep-2007Date To: Aug-2011Qualification Type: BEng (Hons)Subject Studied: Electronics EngineeringGrade: OtherGrade Status: ObtainedDate Awarded: Aug-2011
Name of Institution: London Metropolitan University - United Kingdom - UnitedKingdom
Date From: Sep-2011Date To: Oct-2012Qualification Type: MScSubject Studied: Embedded SystemsGrade: First ClassGrade Status: ObtainedDate Awarded: Oct-2012
Page 2
Training Membership
Referee Details
12/11/2012 20:47:45
Training and Memberships
Admission Date: Nov-2011Class of Membership (foracademic staff only:include membershipnumber if member ofHEA):
Student
Name of Institution: Institute of Engineering and Technology
Reasons for ApplyingPlease provide details: I am interested in applying for KTP Associate - Graduate
Engineer (Reference 10000445) at University of Portsmouth. Iam interested to apply for this role in your organisation becauseit perfectly matches to my skills, previous academic backgroundand future research interests. I am a professional EmbeddedSystem Engineer with 18 month research and developmentexperience in automation and control systems. I have strongconcepts and excellent hands-on experience in design andoptimisation of Control Systems (involving AC/DC/Servo motors).I have a first class M.Sc in Embedded Systems and Bachelor'sdegree in Electronics Engineering. During my M.Sc degree, Ilearnt valuable skills and techniques being utilised in ElectronicsDesign, Real-time data processing, Windows based embeddedapplications and FPGA based system design. The curriculum ofmy Bachelor’s program emphasised embedded system designand development. The program was designed to provide a soundfoundation in Electro-mechanical systems, Control Systems, AC-DC motors, Servo motors, System Integration (VLSI and ULSIdesign), IC (Integrated Circuit) Analysis and Design, DigitalSystem Design, Analogue Mix-signal design, Electronics CircuitDesign, MATLAB/Simulink based system modelling and VerilogHDL. During my practical laboratory exercises, I have usedvarious motors to design and simulate various control systems inMATLAB and LabView.During undergraduate studies, I was hired to work as researchassistant in CEFAR (Centre of Excellence in FPGA and ASICResearch), Pakistan. I worked side-by-side with theirprofessionals, learning new skills, and sampling newtechnologies involved in FPGA and DSP based system designand development. During my stay, I worked on variouscommercial level projects involving DC and AC motors.Therefore, i am familiar with modelling and optimisation of thesesystems.In additional to above skills, I have excellent problem solving andanalytical skills with good numerical ability, great attention todetails and an ability to interpret results from experiments andsimulations. I am able to work to tight and variable time scalesthroughout the year.
Do you have a list ofpublications and grantsobtained?:
No
ReferencesIf either of your refereesknow you by any othername, please givedetails:
Page 3
12/11/2012 20:47:45Referee Type: PersonalTitle: DrForename: PanchamSurname: ShuklaEmail Address: [email protected] Number( inc.area code):
00442071332422
Fax number:Address Line 1: 166-200 Holloway Road,Address Line 2:Town: LondonPostcode: N7 8DBMay we contact thisreferee before theinterview?:
No
Referee Type: Employer PreviousTitle: DrForename: Muhammad ShahzadSurname: YounisEmail Address: [email protected] Number( inc.area code):
00925190852267
Fax number:Address Line 1: sector H-12, NUSTAddress Line 2:Town: ISLAMABADPostcode: 54000May we contact thisreferee before theinterview?:
No
Page 4