asynchronous design research
TRANSCRIPT
![Page 1: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/1.jpg)
Asynchronous Design Research or Building Little Clockless Universes
Alex Yakovlev uSystems Group
School of Engineering, Newcastle University
https://www.ncl.ac.uk/engineering/research/eee/microsystems/ http://async.org.uk/
RAEng Event 28 January 2019
Energy drives logic
![Page 2: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/2.jpg)
Scientific Curiosity
+
Practical Needs
=
Engineering Challenges
AYakovlev - RAEng event - Jan 2019 - Newcastle
2 1/28/2019
![Page 3: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/3.jpg)
My research is about …
… designing microelectronic systems. I am not developing drugs to cure cancer I am not constructing new bridges I am not designing spacecrafts I am not building electric cars
Etc. So what am I doing?
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 3
![Page 4: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/4.jpg)
Building “little universes” …
… where life can be measured in 10^15 or more time units!
• Well to be precise, I am helping to build such little universes in semiconductor technologies.
• Imagine their complexity and how to make sure that they do what we want them to!?
So to paint this picture let’s look at building blocks and numbers! 1/28/2019
AYakovlev - RAEng event - Jan 2019 - Newcastle
4
![Page 5: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/5.jpg)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 5
picoseconds nanoseconds
microseconds
milliseconds seconds to days
![Page 6: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/6.jpg)
Life span of the little universes
Transistors (basic switches) - picoseconds (10^-12) Logic gates (AND, OR, NOT) - 10ps (10^-11) Logic circuits (Compare, Decode) – 100ps (10^-10) Arithmetic circuits (Adder/Shifter) – nanoseconds (10^-9) Processors (arithmetic circuits and registers), Memory, Communication links - 10ns (10^-8) Instructions (ADD, MOVE, MULT, JUMP – 100ns (10^-8) Programs (Sort, Search) – microseconds (10^-6) Software tasks (input track, compute PID control, display, manage battery) – milliseconds (10^-3) Applications (mail, phone, video, sensing, ECG monitor) – seconds to days (1 to 10^+6) Total life span is about 10^18 transistor switchings!
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 6
![Page 7: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/7.jpg)
How do we manage?
It’s all about design process: - understanding of technology - discovering and using the laws of physics, electronics and computing - mathematical modelling - sometimes inventing new mathematics - developing design tools - developing testing and validation methods - sharing engineers expertise - … and constant and continuous innovation
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 7
![Page 8: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/8.jpg)
Curiosity … In my research I ask many questions:
– how to design logic circuits that don’t glitch (hazard-free)
– how to design a frequency divider with the same response time regardless of the ratio?
– how to construct a logic circuit from its intended behaviour in a given set of constraints (time, power, energy, area) ?
– how to reach the minimum energy per operation point for a data processing pipeline?
– what is the decay law of a capacitor discharge via digital circuit?
– how to reduce the probability of synchronization failure?
– how to mask power dissipation that reveals data values?
Etc. 1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 8
![Page 9: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/9.jpg)
Practicality …
We should make systems:
• Autonomous (surviving and adapting)
• Energy frugal (long battery life, low heat)
• Low cost in design (automation) and maintenance (battery-free)
• Smaller size (capacitors and inductors)
• More reliable (longer time between errors)
• More secure (hard to attack by hackers)
1/28/2019
AYakovlev - RAEng event - Jan 2019 - Newcastle
9
![Page 10: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/10.jpg)
Scientific Curiosity
+
Practical Needs
=
Engineering Challenges
AYakovlev - RAEng event - Jan 2019 - Newcastle
10 1/28/2019
![Page 11: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/11.jpg)
0.1uW 1W 5W 10W 50-100W 10kW
Energy constrained
Energy constrained
Energy and performance constrained
Power and performance constrained Power
constrained
Energy and performance constrained
Po
we
r an
d p
op
ula
tio
n Trillions+ Billions+ Millions+ Millions Thousands+ Billions
11
Trillions of ubiquitous systems (sensors, probes, monitors, actuators, controllers) are being deployed to operate in myriad of places (organisation, human, body part, household, offices, pets) using harvested energy or micro-batteries
Swarm of devices – Future of ICT
AYakovlev - RAEng event - Jan 2019 - Newcastle
11 1/28/2019
![Page 12: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/12.jpg)
Timing is a key issue everywhere …
• To deal with complexity
• To deal with performance
• To deal with reliability
• To deal with resource optimisation (e.g. energy)
Synchronous vs Asynchronous circuits
What is it all about?
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 12
![Page 13: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/13.jpg)
Synchronous circuit
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle
Combinational Logic
Flip
Flo
ps
Flip
Flo
ps
Clock
13
![Page 14: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/14.jpg)
1 2 1 1 2
Synchronous circuit
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle
CL
Problems: • Robustness
(variability, skew …) • Worst case delay
(speed) • Power • EM emission 2
Clock
14
![Page 15: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/15.jpg)
Drop the (global) clock and use
Handshaking
![Page 16: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/16.jpg)
Handshaking – a way to asynchronous
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle
I have data
I want data
Data
Request
Acknowledge
16
![Page 17: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/17.jpg)
Variations of asynchronous
• Aperiodic • Self-timed • Self-synchronized • Elastic • Globally async locally sync (GALS) And more mathematical names • Fundamental mode FSMs • Speed-independent • Delay-insensitive • Quasi-delay-insensitive
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 17
![Page 18: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/18.jpg)
Asynchronous design research glimpses …
![Page 19: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/19.jpg)
Inventing new models for logic circuits: Signal Transition Graphs (1980-1983)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 19
Logic circuit
Timing Diagram
STG model
![Page 20: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/20.jpg)
Early days of using STG model for circuit design (1984-1989)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 20
VME instrumentation interface controller
![Page 21: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/21.jpg)
Fault-Tolerant Computing: Self-Timed Ring (1981-1986)
For an on-board airborne computer-control system which tolerates up to two faults. Self-timed ring provided self-checking and self-repair at the hardware level
Individually clocked subsystems
Self-timed adapters with delay-insensitive links 1/28/2019
AYakovlev - RAEng event - Jan 2019 - Newcastle
21
![Page 22: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/22.jpg)
Glitch-free circuit design (1994-2000)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 22
2002 EU Descrates Prize Finalists
DSr+
DSr+
DSr+
DTACK-
DTACK-
DTACK-
LDS- LDS- LDS-
LDTACK- LDTACK- LDTACK-
D-
DSr- DTACK+
D+
LDTACK+
LDS+
csc -
csc + Boolean equations: LDS = D csc DTACK = D D = LDTACK csc = DSr
Logic asynchronous circuit
DTACK
D
DSr
LDS
LDTACK
csc
Synthesis Flow and Petrify tool
DTACK - DSr+
LDS+
LDTACK+
D+
DTACK+
DSr -
D -
LDS -
LDTACK -
DSw -
DSw+
D+
LDS+
LDTACK+
D -
DTACK+
(for Read Cycle)
Read Cycle State Graph (VME bus)
![Page 23: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/23.jpg)
Secure smart card design: Self-timed dual rail circuits (2003-2008)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 23
Single Rail power trace Dual Rail power traces
Key property of dual-rail alternating spacer logic: For every operational cycle of the circuit all logic nodes fire => maximum power balancing
SCREEN1: AES encryption core design using alternating spacer dual-rail signalling for power balancing (generated from synchronous RTL using our tool VeriMap)
![Page 24: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/24.jpg)
Async-for-Analog design automation: Workcraft toolkit (2010-now)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 24
Key benefits of async design: • Reliable and low power • Quick response • Smaller coils • Lower voltage ripple and
peak current
Asynchronous Power Management ICs
![Page 25: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/25.jpg)
Energy-modulated computing (EPSRC Dream f’ship 2011 - now)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 25
![Page 26: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/26.jpg)
Key Challenges
• Theory and design tools for wide-band powered electronic systems
• Introducing non-volatility (seamless state-retention) into electronics systems for on-chip power management and survival
• Working at near-noise levels (e.g. for CMOS: <=50mV); scavenging from inner and external noise
• Design automation for mixed-signal electronics (avoiding many hours of simulations)
28/01/2019 EPSRC ICT Visit 26
![Page 27: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/27.jpg)
Power efficiency and regularity • Modern systems rely on highly regular (periodic) power sources –
they “invest” some power into power regulation • Future systems will have to operate in a wide dynamic range, paying
the price in efficiency in a particular band
27
Range of aperiodicity of power source
Power efficiency
“Narrow band” system
“Wide band” system
Highly regular (ideal) source
Sporadic (real) source
We have to learn how to compute from unregulated power sources
28/01/2019 EPSRC ICT Visit
![Page 28: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/28.jpg)
Power-modulated multi-layer system
• Multiple layers of the system design can turn on at different power levels (analogies with living organisms’ nervous systems or underwater life, layers of different cost labour in resilient economies)
• As power goes higher new layers turn on, while the lower layers (“back up”) remain active
• The more active layers the system has the more power resourceful it is
28
Vision for Future
28/01/2019 EPSRC ICT Visit
![Page 29: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/29.jpg)
Newcastle Async Chip Designs
29
• Arbitration: HADIC1 (2000, CMOS 0.6um) – asynchronous arbiters, ADC, Async communication mechanism
• Time measurement: TMC (2003, CMOS 0.2um, collab. with Sun) time amplifier and time-to-digital converter
• Synchronization: SYRINGE1 (2006, UMC 0.18um), SYRINGE2 (2008, UMC, 0.13um) metastability measurement, robust synchronizer
• Security: SCREEN1 (2005, AMS 0.35um), SCREEN2 (2006, AMS 0.18um) AES cores with power balancing; SURE (2008, UMC 0.13um), Galois Encoded Logic, Script1 &2 (2010, TSMC 90nm)
• Networks on Chip: NEGUS1 (2007, UMC 0.13um), phase-encoding signalling, NeuroNOC (2009, TSMC 90nm) reconfigurable neural network, 3D-chip (2011, MIT Lincoln Labs, 150nm with TSVs)
• Energy harvesting: Holistic1 (2011, UMC 90nm), self-timed SRAM, Holistic 2 (2012, UMC 0.18um), reference free voltage sensor
• Power proportionality: Async 8051 (2013, STM CMP 0.13um) • SAVVIE and A4A chips: to be reported
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle
![Page 30: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/30.jpg)
Examples of Impact: last REF
Quoting one of Intel’s Chief Scientists (2013), “the tool Petrify and STGs have become a fantastic means of teaching and explaining asynchronous design concepts which is essential to enabling asynchronous circuits to have wide-spread adoption”. Some of the asynchronous circuits designed with these tools were used by Intel in building their Switch fabric chips for wide deployment in the Financial Services industry to facilitate transactions on the NYSE and NASDAQ. http://www.ncl.ac.uk/research/impact/casestudies/poweringindustry/#discovermore 28/01/2019 EPSRC ICT Visit 30
![Page 31: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/31.jpg)
Examples of impact tracking “Newcastle’s work on Asynchronous Synthesis Tools has been of great benefit to Dialog Semiconductor (http://www.dialogsemiconductor.com). We’ve have been using his tools since 2012. They have allowed us to automate some key stages of our design flow. We are now using his tools to produce one of our key products. This product will ship in extremely large volumes.“ From Dialog Semiconductor, March 2015 “In the last year Newcastle design method and tools have been increasingly used by the company’s engineers, which has significantly boosted the design productivity and quality of the integrated circuits that were put into final products of the company. Dialog Semiconductor continues to further advance its technology on the basis of the constantly improving design tools coming from Professor Yakovlev’s team and ship its products in large volumes.” From Dialog Semiconductor, March 2016
28/01/2019 EPSRC ICT Visit 31
![Page 32: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/32.jpg)
People I am working with at Newcastle University
• Microsystems Group at Engineering:
Dr Alex Bystrov, Dr Patrick Degenaar, Dr Andrey Mokhov, Dr Reza Ramezani, Dr Rishad Shafik, Dr Delong Shang (now Manchester), Dr Danil Sokolov, Dr Ahmed Soltan, Dr Fei Xia and many former and current PhD students
• Computing:
Dr Victor Khomenko, Prof Maciej Koutny, Dr Marta Koutny, Prof. Brian Randell, Prof Alexander Romanovsky
1/28/2019
AYakovlev - RAEng event - Jan 2019 - Newcastle
32
![Page 33: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/33.jpg)
External collaborations
• UK: Southampton, Manchester, Bristol, Imperial, Cambridge …
• International: Barcelona, Turin, Utah, Southern California, Berkeley, Grenoble, Oslo, Tokyo …
• Industrial: Intel, Sun/Oracle, Cadence, MBDA, Atmel, ARM, Dialog, SMEs: Elastix, Tiempo, Temporal Computing
• R&D: IMEC (Belgium), CEA/LETI (France), IHP (Germany) …
1/28/2019
AYakovlev - RAEng event - Jan 2019 - Newcastle
33
![Page 34: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/34.jpg)
Research KPIs
• 500+ research papers and 8 monographs • Lectures, Tutorials, New conferences and workshops • 50+ PhD graduated students • 30+ Research grants (EPSRC, EU, Royal Society, British
Council, Leverhulme, Industry), total funding: over £15M
• Design flows and tools: STGs, Petrify, Workcraft (used in academia and industry)
• Industrial impact examples: Dialog, Intel, Atmel (power converters for mobile devices, processors for NASDAQ servers, smartcards)
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 34
![Page 35: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/35.jpg)
Career steps
• 1979: MSc Computer Engineering (St. Petersburg Elect. Eng. Inst.) • 1982: PhD Computer Science (ibid) • 1982/1987: Assistant Prof/Associate Prof (ibid) • 1984-85: Postdoc Fellow of British Council (Newcastle) • 1990-91: Senior Lecturer (Uni. of Glamorgan) • 1991: Lecturer at CS (Newcastle) • 1997: Reader – head of VLSI group (CS) • 2000: Chair – co-founder of Async Systems Lab (ASL) • 2002: moved to EEEng – head of Microsystems Design group • 2006: DSc – Engineering (Newcastle) • 2011/13: EPSRC Dream Fellow • 2015/16/17: FIET/FIEEE/FREng
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 35
![Page 36: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/36.jpg)
Tribute to my teachers and mentors
![Page 37: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/37.jpg)
Victor Varshavsky (1933-2005): pioneer of asynchronous design
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 37
![Page 38: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/38.jpg)
Leonid Rosenblum: my mentor and co-inventor of STGs
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 38
Leonid Rosenblum introduced Petri nets into asynchronous circuit modelling and popularized Petri nets in USSR in the 70s and 80s
![Page 39: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/39.jpg)
David Kinniment (1940-2012): pioneer of metastability and
synchronisation research
1/28/2019 AYakovlev - RAEng event - Jan 2019 -
Newcastle 39
![Page 40: Asynchronous Design Research](https://reader030.vdocuments.site/reader030/viewer/2022011817/61d55dd69e3d6100247d2e90/html5/thumbnails/40.jpg)
Thank you!
More information:
https://www.ncl.ac.uk/engineering/research/eee/microsystems/
http://async.org.uk/
http://workcraft.org
https://blogs.ncl.ac.uk/alexyakovlev/