xilinx ise 9.1/9.2. to get familiar with the environment how to start an fpga project how to target...
Post on 19-Dec-2015
222 views
TRANSCRIPT
XILINX ISE 9.1/9.2
To Get Familiar with the Environment How to start an FPGA project How to target your design to particular type of FPGA How to describe logic circuit using verilog How to simulate and check for errors How to synthesize (Analysis of synthesis report) How to fit the netlist into an FPGA How to generate and download bitstream into an
FPGA
Module add(in`,in2,out)endmodule
Source Pane
Editor Pane
Process Pane
Transcript Pane
Downloding the bitstream
XSTools iMPACT Tool