tutorial ii: cadence virtuoso · tutorial ii: cadence virtuoso ece6133: physical design automation...

12
Page 1 of 12 Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for Cadence Virtuoso 1. Copy the following files into your working directory. cds.lib display.drf lib.defs .cdsinit (Make sure that the file name is ".cdsinit". If you copy this file from a windows machine, the file name will be "cdsinit".) calibreDRC.rul myDesign.tar.gz You will also need the "test.gds2" file you generated during Innovus lab. 2. Type the following commands to source the designated files. source /tools/cadence/ic616/cshrc.64ggbit source /tools/mentor/calibre/meta.cshrc 3. Open cds.lib and replace 'your_working_directory' by your working directory as follows. (Type the FULL directory name. Leave “myDesign” untouched at the end.) DEFINE myDesign /your_working_directory/myDesign 4. Open lib.defs and replace 'your_working_directory' by your working directory as follows. (Type the FULL directory name. Leave “myDesign” untouched at the end.) DEFINE myDesign /your_working_directory/myDesign 5. Uncompress myDesign.tar.gz in your working directory. tar xvfz myDesign.tar.gz 6. Run Cadence Virtuoso by typing 'virtuoso'.

Upload: others

Post on 28-Oct-2019

115 views

Category:

Documents


10 download

TRANSCRIPT

Page 1: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 1 of 12

Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim

I. Setup for Cadence Virtuoso 1. Copy the following files into your working directory.

cds.lib display.drf lib.defs .cdsinit (Make sure that the file name is ".cdsinit". If you copy this file from a windows machine,

the file name will be "cdsinit".) calibreDRC.rul myDesign.tar.gz

You will also need the "test.gds2" file you generated during Innovus lab. 2. Type the following commands to source the designated files.

source /tools/cadence/ic616/cshrc.64ggbit source /tools/mentor/calibre/meta.cshrc

3. Open cds.lib and replace 'your_working_directory' by your working directory as follows. (Type the FULL directory name. Leave “myDesign” untouched at the end.)

DEFINE myDesign /your_working_directory/myDesign 4. Open lib.defs and replace 'your_working_directory' by your working directory as follows. (Type the FULL directory name. Leave “myDesign” untouched at the end.)

DEFINE myDesign /your_working_directory/myDesign 5. Uncompress myDesign.tar.gz in your working directory.

tar xvfz myDesign.tar.gz

6. Run Cadence Virtuoso by typing 'virtuoso'.

Page 2: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 2 of 12

II. Generation of Final Layouts 1. Import Your Design A. Virtuoso main window looks as follows.

B. Choose 'File' -> 'Import' -> 'Stream...', then 'Virtuoso(R) XStream In' window will appear as follows.

C. Choose a GDS2 file in 'Stream File'. (test.gds2 from Innovus lab) D. Choose myDesign in 'Library'. E. Choose your design name in 'Top Level Cell'. The design name is what you typed in 'GDS Structure Name' in Innovus. (In Innovus lab, it was “test”)

Page 3: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 3 of 12

F. The window should look like the following.

G. Click 'Translate'. There must not be any error during translation. H. If you meet warning messages as above, just click ‘No’. (you should have only 1 warning, no error)

Page 4: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 4 of 12

I. Choose 'Tools' -> 'Library Manager...' in Virtuoso main window then Library Manager window will appear as follows.

J. Choose 'myDesign' in Library column. K. Choose your design in Cell column. L. Double-click 'layout' in View column.

Page 5: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 5 of 12

M. Then a layout window will be shown as follows.

N. Maximize the window and click 'Zoom to Fit' button in the toolbar. O. The current window shows standard cells and routed metals but you cannot see the details of standard cells. These abstract cells are called standard cell instances. To get a final layout, we need to load standard cells and replace standard cell instances by standard cell layouts. This is called 'flattening'. P. Choose 'Edit' -> 'Select' -> 'Select All' then all instances will be selected.

Page 6: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 6 of 12

Q. Choose 'Edit' -> 'Hierarchy' -> 'Flatten...' and click 'ok' in 'Flatten' window with the default settings. Clicking empty space in the design will cancel the selection.

R. The above snapshot was captured after flattening. S. Choose 'File' -> 'Save' to save your flattened design. T. Compare this layout with your encounter layout. Do those look similar? 2. How to Capture Screenshots Choose 'File' -> 'Export Image...' in the layout editor. Supported formats are bmp, jpg, png, and so on. 3. How to View Specific Metal Layers and Via A. On the left of your screen, there is Layers tab. In here you can control visibility of each layers.

a) If you click 'NV', only the selected layer will be shown. b) If you click 'AV', all layers will be shown. c) Click a specific layer with your center mouse button. This will toggle the visibility of the layer.

Page 7: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 7 of 12

d) After you toggle visibilities, you have to re-draw the layout to apply the changed visibilities. (Choose 'View' -> 'Redraw', or click 'Zoom to Fit' button in the toolbar)

e) Choose 'Tools' -> 'Display Resource Manager' in Virtuoso window. When 'Display Resource Tool Box’ appears, click Edit, and Display Resource Editor windows appears. Choose any metal layer, change 'Fill Color' and 'Outline Color', and click 'Apply'. Redraw the layout to see if the new color was applied well.

Page 8: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 8 of 12

B. Here is the metal layer mapping. You will need this in 'Lab Problem : Generation of final layouts and DRC' section.

L49 - metal 1 L51 - metal 2 L62 - metal 3 L31 - metal 4 L33 - metal 5 L37 - metal 6 L39 - metal 7 L41 - metal 8 L43 - metal 9 L45 - metal 10

Actually each metal layer has two different names. For example, metal 1 layer has two names - 'metal 1' and 'L49'.

Page 9: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 9 of 12

III. Design Rule Checking (DRC) 1. After flattening, choose 'Calibre' -> 'Run DRC'. Click 'Cancel' in 'Load Runset File' window. Just click Cancel.

Page 10: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 10 of 12

2. Click 'Rules' tab, and choose 'calibreDRC.rul' for DRC Rules File Field in the 'Calibre Interactive' box.

Page 11: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 11 of 12

3. Click ‘Inputs’ tab, and choose ‘test.gds2’ file for File field in Layout sub-tab.

4. Run DRC by clicking 'Run DRC' button. And two pop-up windows will be appear immediately. Click OK and Yes, and DRC will take a few minutes.

Page 12: Tutorial II: Cadence Virtuoso · Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for

Page 12 of 12

5. When DRC is finished, look at the following window to check the number of DRC violations.

6. A check box will be red if it has any DRC violation. 7. Summary of DRC would be stored in *.drc.results and *.drc.summary in your working directory.