the tilerearextension (trex) module for the phase-i …...•jet feature extractor(jfex)...

1
L1Calo Phase – I Upgrade Optical Transmission Tile Rear Extension (TREX) Module The Tile Rear Extension (TREX) module for the Phase-I Upgrade of the ATLAS L1Calo Trigger System Tigran Mkrtchyan and Damir Raßloff, Kirchhoff Institute for Physics, Heidelberg University On behalf of the ATLAS TDAQ Collaboration Real-time Path to FEXes Readout Path Slow Control, Monitoring L1Calo PreProcessor Identification of events with high-E T electrons, photons, taus, jets, large E T miss and ΣE T based on the input of the Liquid Argon (LAr) and Tile Calorimeters (TileCal) Increased robustness against pile-up, better isolation performance, while maintaining low trigger thresholds and high efficiency Unchanged analogue input from TileCal à 32 PPMs will be extended with TREX 3 new digital subsystems in Run3: Electron Feature Extractor(eFEX) à e/γ and τ identification Jet Feature Extractor(jFEX) à Identifies jets, computes ΣE T , E T miss Global Feature Extractor(gFEX) à Identifies large-R jets, ΣE T , E T miss • Each TREX receives 48 LVDS streams from the PPM at 480 Mbps: à 32 0.1 x 0.1 (Δη x Δφ) 8-bit E T results à 16 0.2 x 0.2 (Δη x Δφ) 9-bit jet sums • Data rate can be doubled to drive the real- time output at 80 MHz (960 Mbps) • Deserialized, formatted and sent via optical links to the FEXes For each Level-1 Accept, the PPM event data is formatted and sent to the DAQ via 2 interfaces: à FELIX: via a single optical link at 9.6Gbps in FELIX Full Mode à legacy ROD: via single optical link at 960 Mbps in G-Link transmission mode Physical extension of the PPM Provides digitized hadronic transverse energy from TileCal to the FEXes at 40.08 MHz via optical fibers Maintains transmission to the legacy trigger via 11m long electrical cables • Four 12-channel Samtec FireFly optical transmitters (48 output links) à provide results to the FEXes at 11.2 Gbps • One 4-channel Samtec FireFly Duplex Transceiver (4 input, 4 output links) à Bi-directional communication with the Front-End Link Exchange (FELIX) • 18-layer PCB hosting: à 1 Xilinx Kintex UltraScale FPGA Collection, formatting and transmition of real-time and readout data (PREDATOR) à 4 Xilinx Artix-7 FPGAs Signal duplication for the legacy and FEX processors (DINO) à 1 MPSoC Xilinx Zynq UltraScale+ Collection and transmission of on-board slow-control data Consists of 128 identical PreProcessor Modules (PPMs) Processing of analog trigger-tower signals with granularity of mainly 0.1 x 0.1 (Δη x Δφ) 16 Multi-Chip Modules(nMCMs): à Each processes 4 analog signals à 10-bit dual channel FADCS at 80 MHz à Bunch-crossing Identification algorithms à Pipelined event data readout TREX to FELIX readout packet LVDS data streams recorded at the PPM output PRBS-31 pattern from the Duplex transceiver High-Speed Link Tests: PRBS-31 patterns sent from the transmitter Schematic overview of the TREX module The PreProcessor Module L1Calo in Run3 • Managed by a MPSoC Zynq Ultrascale+ • Periodical collection of environment parameters via I 2 C • Communication with the ATLAS Detector Control System (DCS) via an OPC UA server and TCP/IP LHCC Poster Session – CERN, February 19, 2020 TREX pre-production module TREX to legacy ROD readout packet Ref: Technical Design Report for the Phase-I Upgrade of the ATLAS TDAQ System - ATLAS-TDR-023

Upload: others

Post on 26-Feb-2021

3 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: The TileRearExtension (TREX) module for the Phase-I …...•Jet Feature Extractor(jFEX) àIdentifies jets, computes ΣE T, E T miss •Global Feature Extractor(gFEX) àIdentifies

L1Calo Phase – I Upgrade

Optical Transmission

Tile Rear Extension (TREX) Module

The Tile Rear Extension (TREX) module for the Phase-I Upgrade of the ATLAS L1Calo Trigger System

Tigran Mkrtchyan and Damir Raßloff, Kirchhoff Institute for Physics, Heidelberg UniversityOn behalf of the ATLAS TDAQ Collaboration

Real-time Path to FEXes Readout Path

Slow Control, Monitoring

L1Calo PreProcessor

• Identification of events with high-ET electrons, photons, taus, jets, large ETmiss and ΣET based

on the input of the Liquid Argon (LAr) and Tile Calorimeters (TileCal)• Increased robustness against pile-up, better

isolation performance, while maintaininglow trigger thresholds and high efficiency

• Unchanged analogue input from TileCalà 32 PPMs will be extended with TREX

• 3 new digital subsystems in Run3:• Electron Feature Extractor(eFEX)

à e/γ and τ identification• Jet Feature Extractor(jFEX)

à Identifies jets, computes ΣET, ETmiss

• Global Feature Extractor(gFEX)à Identifies large-R jets, ΣET, ET

miss

• Each TREX receives 48 LVDS streams from the PPM at 480 Mbps:à 32 0.1 x 0.1 (Δη x Δφ) 8-bit ET resultsà 16 0.2 x 0.2 (Δη x Δφ) 9-bit jet sums

• Data rate can be doubled to drive the real-time output at 80 MHz (960 Mbps)

• Deserialized, formatted and sent via optical links to the FEXes

• For each Level-1 Accept, the PPM event data is formatted and sent to the DAQ via 2 interfaces:à FELIX: via a single optical link at 9.6Gbps in FELIX Full Modeà legacy ROD: via single optical link at 960 Mbps in G-Link transmission mode

• Physical extension of the PPM• Provides digitized hadronic transverse

energy from TileCal to the FEXes at 40.08 MHz via optical fibers

• Maintains transmission to the legacy trigger via 11m long electrical cables

• Four 12-channel Samtec FireFly optical transmitters (48 output links)à provide results to the FEXes

at 11.2 Gbps• One 4-channel Samtec FireFly Duplex

Transceiver (4 input, 4 output links)à Bi-directional communication

with the Front-End LinkExchange (FELIX)

• 18-layer PCB hosting:à 1 Xilinx Kintex UltraScale FPGA

Collection, formatting and transmitionof real-time and readout data (PREDATOR)

à 4 Xilinx Artix-7 FPGAsSignal duplication for the legacy and FEXprocessors (DINO)

à 1 MPSoC Xilinx Zynq UltraScale+Collection and transmission of on-board slow-control data

• Consists of 128 identical PreProcessorModules (PPMs)

• Processing of analog trigger-tower signals with granularity of mainly 0.1 x 0.1 (Δη x Δφ)

• 16 Multi-Chip Modules(nMCMs):à Each processes 4 analog signalsà 10-bit dual channel FADCS at 80 MHzà Bunch-crossing Identification

algorithmsà Pipelined event data readout

TREX to FELIX readout packetLVDS data streams recorded at the PPM output

PRBS-31 pattern from the Duplex transceiver

High-Speed Link Tests:

PRBS-31 patterns sent from the transmitter

Schematic overview of the TREX module

The PreProcessor Module

L1Calo in Run3

• Managed by a MPSoC Zynq Ultrascale+• Periodical collection of environment

parameters via I2C• Communication with the ATLAS Detector

Control System (DCS) via an OPC UA server and TCP/IP

LHCC Poster Session – CERN, February 19, 2020

TREX pre-production module

TREX to legacy ROD readout packet

Ref: Technical Design Report for the Phase-I Upgrade of the ATLAS TDAQ System - ATLAS-TDR-023