×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [timing slack]
How to Read PT Report
133 views
RTL Compiler Synthesis
101 views
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong
228 views
Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,
254 views
Fast Buffer Insertion Considering Process Variation Jinjun Xiong, Lei He EE Department University of California, Los Angeles Sponsors: NSF, UC MICRO, Actel,
219 views
High-Performance Gate Sizing with a Signoff Timer
74 views