×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [sram cache]
Cache Design and Tricks Presenters: Kevin Leung Josh Gilkerson Albert Kalim Shaz Husain
222 views
Fabián E. Bustamante, Spring 2007 Virtual Memory Today Motivations for VM Address translation Accelerating translation with TLBs Dynamic memory allocation
220 views
Reducing Leakage Power in Peripheral Circuits of L2 Caches Houman Homayoun and Alex Veidenbaum Dept. of Computer Science, UC Irvine {hhomayou, alexv}@ics.uci.edu
217 views
Power, Temperature, Reliability and Performance - Aware Optimizations in On-Chip SRAMs Houman Homayoun PhD Candidate Dept. of Computer Science, UC Irvine
218 views
Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits Houman Homayoun Alex Veidenbaum and Jean-Luc Gaudiot Dept. of Computer
223 views
Los tOHMales CalI e ntes Lauren Cash, Chuhong Duan Rebecca Reed, Andrew Tyler ECE 4332: Intro to VLSI
221 views
Virtual Memory Oct. 21, 2003 Topics Motivations for VM Address translation Accelerating translation with TLBs class17.ppt 15-213 “The course that gives
225 views
Virtual Memory May 15, 2006 Topics Motivations for VM Address translation Accelerating translation with TLBs CS213
216 views
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements
221 views
Virtual Memory Topics Motivations for VM Address translation Accelerating translation with TLBs CS213
231 views
Extending the Effectiveness of 3D-Stacked DRAM Caches with an Adaptive Multi-Queue Policy (G. H. Loh). Bismita Srichandan, Semra Kul, Rasanjalee Disanayaka
220 views
Cache Memory
66 views
Next >