stm32f4xx clock configuration v1.1.0

10
OSC_IN OSC_OUT Configuration Mode: PLL_P PLL_Q PLL_N PLL_M PLLI2S_R PLLI2S_N Data cache: Instruction cache: Prefetch Buffer: Flash wait state: PLL I2S TIM2,3 USB OTG F I2SCLK(MHz) Enter HCLK frequency in MHz Enter HSE frequency in MHz (4MHz to 26MHz) AHBx Prescaler SYSCLK System Clock Mux PLL Source Clock Modify the "HSE_VALUE" in stm32f4xx.h ©COPYRIGHT 2013 MCD Appl Generate View Run Reset I2S Source Clock 48 MHz ma Frame wide MCKO F.Sampling(KH !!! This program works only if "macros" are enabled in "EXCEL" !!! 2003 version :To enable "macros": >>> TOOLS >> MACRO >> SECURITY >> we recommend to set it to "medium" (you will be asked for macros to be executed) 2007 version :To enable "macros": >>> Developer >> Macro Security >> MacroSettings>>Choose "Enable all macros " VDD Voltage (V): Main PLL HCLK Error (%) Main regulator output voltage: APB1 Prescaler APB2 Prescaler Corte Clock So... HSI... HSE... HSI HSE PLL HSI HSE Ext.Clock PLL I2S mandButt Require 48MHz for USB OTG FS, SDIO and RNG Clock: Enable I2S Clock: 42 MHz m 84 MHz 2010 version: To enable “macros”: >>> File >>> Options >>> Trust Center >>> Trust Center Settings >>> Macro Settings >>> Choose “Enable all macros”

Upload: alaiuppa2535

Post on 19-Jan-2016

311 views

Category:

Documents


26 download

TRANSCRIPT

Page 1: STM32F4xx Clock Configuration V1.1.0

OSC_IN

OSC_OUT

Configuration Mode:

PLL_P

PLL_Q

PLL_NPLL_M

PLLI2S_RPLLI2S_N

Data cache:

Instruction cache:

Prefetch Buffer:

Flash wait state: PLL I2S

TIM2,3,4,5,6,7,12,13,14

PCLK2

TIM1,8,9,10,11

USB OTG FS, SDIO and RNG

I2SCLK(MHz)

Enter HCLK frequency in MHz

Enter HCLK frequency in MHz

Enter HSE frequency in MHz

(4MHz to 26MHz)

Enter HSE frequency in MHz

(4MHz to 26MHz)

AHBx PrescalerSYSCLK

System Clock Mux

PLL Source Clock

Modify the "HSE_VALUE" in stm32f4xx.h

©COPYRIGHT 2013 STMicroelectronics MCD Application Team

©COPYRIGHT 2013 STMicroelectronics MCD Application Team

Generate ViewRun Reset

I2S Source Clock

48 MHz max

Frame wide MCKO F.Sampling(KHz) Error %

!!! This program works only if "macros" are enabled in "EXCEL" !!!2003 version :To enable "macros": >>> TOOLS >> MACRO >> SECURITY >> we recommend to set it to "medium" (you will be asked for macros to be executed)

2007 version :To enable "macros": >>> Developer >> Macro Security >> MacroSettings>>Choose "Enable all macros "

VDD Voltage (V):

Main PLL

HCLK Error (%)

USBCLK Error (%)

Main regulator output voltage:

APB1 Prescaler

APB2 Prescaler

PCLK1

Cortex Timer(Systick)

Clock Source

HSI RC

HSE OSC

HSI

HSE

PLL

HSI

HSE

Ext.Clock

PLL I2S

CommandButton5Require 48MHz for USB OTG FS, SDIO and RNG Clock:

Enable I2S Clock:

42 MHz max

84 MHz max

2010 version: To enable “macros”: >>> File >>> Options >>> Trust Center >>> Trust Center Settings >>> Macro Settings >>> Choose “Enable all macros”

Page 2: STM32F4xx Clock Configuration V1.1.0

F WAit M P Q R N0 ON 16-bit 2 2 4 2 1921 OFF 32-bit 3 4 5 3 1932 4 6 6 4 1943 5 8 7 5 1954 6 8 6 1965 7 9 7 1976 8 10 1987 9 11 199

10 12 20011 13 20112 14 20213 15 20314 20415 20516 20617 20718 20819 20920 21021 21122 21223 21324 21425 21526 21627 21728 21829 21930 22031 221

Page 3: STM32F4xx Clock Configuration V1.1.0

32 22233 22334 22435 22536 22637 22738 22839 22940 23041 23142 23243 23344 23445 23546 23647 23748 23849 23950 24051 24152 24253 24354 24455 24556 24657 24758 24859 24960 25061 25162 25263 253

254255256257258259260261262263264265266

Page 4: STM32F4xx Clock Configuration V1.1.0

267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311

Page 5: STM32F4xx Clock Configuration V1.1.0

312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356

Page 6: STM32F4xx Clock Configuration V1.1.0

357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401

Page 7: STM32F4xx Clock Configuration V1.1.0

402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432

Page 8: STM32F4xx Clock Configuration V1.1.0

AHB_Pres APB_Pres Audiosampling mode1 1 192 Expert2 2 96 Wizard4 4 488 8 44.1

16 16 3232 22.0564 16

128 11.025256 8512

Return

Page 9: STM32F4xx Clock Configuration V1.1.0

16-bit ON 192 Scale1 mode32-bit OFF 96 Scale2 mode

4844.1

3222.05

1611.025

8