simplify cascading and/or data reception y2 a y3 b cc gnd ... · scas042b − may 1988 − revised...

SCAS042B − MAY 1988 − REVISED APRIL 1996

1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

Designed Specifically for High-SpeedMemory Decoders and Data TransmissionSystems

Incorporates Three Enable Inputs toSimplify Cascading and/or Data Reception

Center-Pin VCC and GND ConfigurationsMinimize High-Speed Switching Noise

EPIC (Enhanced-Performance ImplantedCMOS) 1-µm Process

500-mA Typical Latch-Up Immunity at125°C

Package Options Include PlasticSmall-Outline (D) and Thin ShrinkSmall-Outline (PW) Packages, andStandard Plastic 300-mil DIPs (N)

description

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routingapplications requiring very short propagation delay times. In high-performance memory systems, this decodercan be used to minimize the effects of system decoding. When employed with high-speed memories utilizinga fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less thanthe typical access time of the memory. This means that the effective system delay introduced by the decoderis negligible.

The conditions at the binary-select (A, B, C) inputs and the three enable (G1, G2A, G2B) inputs select one ofeight output lines. Two active-low and one active-high enable inputs reduce the need for external gates orinverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-linedecoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 74AC11138 is characterized for operation from −40°C to 85°C.

FUNCTION TABLE

ENABLE INPUTS SELECT INPUTS OUTPUTS

G1 G2A G2B C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7

X H X X X X H H H H H H H H

X X H X X X H H H H H H H H

L X X X X X H H H H H H H H

H L L L L L L H H H H H H H

H L L L L H H L H H H H H H

H L L L H L H H L H H H H H

H L L L H H H H H L H H H H

H L L H L L H H H H L H H H

H L L H L H H H H H H L H H

H L L H H L H H H H H H L H

H L L H H H H H H H H H H L

Copyright 1996, Texas Instruments Incorporated !" #!$% &"'&! #" #" (" " ") !"&& *+' &! #", &" ""%+ %!&"", %% #""'

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications ofTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9

Y1Y2Y3

GNDY4Y5Y6Y7

Y0ABCVCCG1G2AG2B

D, N, OR PW PACKAGE(TOP VIEW)


2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

logic symbols (alternatives)†

BIN/OCT1

15A

214

B

413

C

10

9

11G1

Y016

0

&

EN

Y11

1

Y22

2

Y33

3

Y45

4

Y56

5

Y67

6

Y78

7

DMUX0

15A

14B

213

C

10

9

11G1

Y016

0

&

Y11

1

Y22

2

Y33

3

Y45

4

Y56

5

Y67

6

Y78

7

G 70

G2A

G2B

G2A

G2B

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

G1

G2B

G2A

C

B

A

Y7

Y6

Y5

Y4

Y3

Y2

Y1

Y0

DataOutputs

SelectInputs

EnableInputs

15

14

13

10

9

11

16

1

2

3

5

6

7

8



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input voltage range, VI (see Note 1) −0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output voltage range, VO (see Note 1) −0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input clamp current, IIK (VI < 0 or VI > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output clamp current, IOK (VO < 0 or VO > VCC) ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Continuous output current, IO (VO = 0 to VCC) ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Continuous current through VCC or GND ±200 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Maximum power dissipation at TA = 55°C (in still air) (see Note 2): D package 1.3 W. . . . . . . . . . . . . . . . . . . .

N package 1.1 W. . . . . . . . . . . . . . . . . . . . PW package 0.5 W. . . . . . . . . . . . . . . . . . .

Storage temperature range, Tstg −65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.2. The maximum package power dissipation is calculated using a junction temperature of 150C and a board trace length of 750 mils,

except for the N package, which has a trace length of zero.

recommended operating conditions

MIN NOM MAX UNIT

VCC Supply voltage 3 5 5.5 V

VCC = 3 V 2.1

VIH High-level input voltage VCC = 4.5 V 3.15 VVIH High-level input voltage

VCC = 5.5 V 3.85

V

VCC = 3 V 0.9

VIL Low-level input voltage VCC = 4.5 V 1.35 VVIL Low-level input voltage

VCC = 5.5 V 1.65

V

VI Input voltage 0 VCC V

VO Output voltage 0 VCC V

VCC = 3 V −4

IOH High-level output current VCC = 4.5 V −24 mAIOH High-level output current

VCC = 5.5 V −24

mA

VCC = 3 V 12

IOL Low-level output current VCC = 4.5 V 24 mAIOL Low-level output current

VCC = 5.5 V 24

mA

∆t/∆v Input transition rise or fall rate 0 10 ns/V

TA Operating free-air temperature −40 85 °C



electrical characteristics over recommended operating free-air temperature range (unlessotherwise noted)

PARAMETER TEST CONDITIONS VCCTA = 25°C

MIN MAX UNITPARAMETER TEST CONDITIONS VCC MIN TYP MAXMIN MAX UNIT

3 V 2.9 2.9

IOH = −50 µA 4.5 V 4.4 4.4IOH = −50 µA

5.5 V 5.4 5.4

VOH IOH = −4 mA 3 V 2.58 2.48 VVOH

IOH = −24 mA4.5 V 3.94 3.8

V

IOH = −24 mA5.5 V 4.94 4.8

IOH = −75 mA† 5.5 V 3.85

3 V 0.1 0.1

IOL = 50 µA 4.5 V 0.1 0.1IOL = 50 µA

5.5 V 0.1 0.1

VOL IOL = 12 mA 3 V 0.36 0.44 VVOL

IOL = 24 mA4.5 V 0.36 0.44

V

IOL = 24 mA5.5 V 0.36 0.44

IOL = 75 mA† 5.5 V 1.65

II VI = VCC or GND 5.5 V ±0.1 ±1 µA

ICC VI = VCC or GND, IO = 0 5.5 V 4 40 µA

Ci VI = VCC or GND 5 V 3.5 pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range,VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETERFROM TO TA = 25°C

MIN MAX UNITPARAMETERFROM

(INPUT)TO

(OUTPUT) MIN TYP MAXMIN MAX UNIT

tPLHA, B, C Any Y

1.5 8.3 10.2 1.5 11.4ns

tPHLA, B, C Any Y

1.5 8.9 10.9 1.5 12.2ns

tPLHG1 Any Y

1.5 7.2 9.2 1.5 10.2ns

tPHLG1 Any Y

1.5 7.3 9.4 1.5 10.5ns

tPLHG2A, G2B Any Y

1.5 8.2 10.4 1.5 11.5ns

tPHLG2A, G2B Any Y

1.5 8.3 10.4 1.5 11.6ns

switching characteristics over recommended operating free-air temperature range,VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETERFROM TO TA = 25°C

MIN MAX UNITPARAMETERFROM

(INPUT)TO

(OUTPUT) MIN TYP MAXMIN MAX UNIT

tPLHA, B, C Any Y

1.5 5.7 7.3 1.5 8.1ns

tPHLA, B, C Any Y

1.5 6.2 7.9 1.5 8.8ns

tPLHG1 Any Y

1.5 5.1 6.9 1.5 7.5ns

tPHLG1 Any Y

1.5 5.2 6.9 1.5 7.7ns

tPLHG2A, G2B Any Y

1.5 5.8 7.6 1.5 8.3ns

tPHLG2A, G2B Any Y

1.5 5.6 7.5 1.5 8.3ns



operating characteristics, VCC = 5 V, TA = 25°C

PARAMETER TEST CONDITIONS TYP UNIT

Cpd Power dissipation capacitance per gate CL = 50 pF, f = 1 MHz 51 pF

PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMSLOAD CIRCUIT

Input(see Note B)

50% VCC 50% VCC

tPHL tPLH

VCC

OutputVOL

VOH

0 VFrom Output

Under Test

CL = 50 pF(see Note A) 500 Ω

NOTES: A. CL includes probe and jig capacitance.B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns.C. The outputs are measured one at a time with one input transition per measurement.

50% VCC 50% VCC

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION

BIN/OCT

115

A0

214

A1

413

A3

10

9

11

016

0

&

EN

11

1

22

2

33

3

45

4

56

5

67

6

78

7

74AC11138

VCC

BIN/OCT

115

214

413

10

9

11

816

0

&

EN

91

1

102

2

113

3

125

4

136

5

147

6

158

7

74AC11138

BIN/OCT

115

214

413

10

9

11

1616

0

&

EN

171

1

182

2

193

3

205

4

216

5

227

6

238

7

74AC11138

A2

A4

Figure 2. 24-Bit Decoding Scheme



APPLICATION INFORMATION

VCC

BIN/OCT

115

A0

214

A1

413

A310

9

11

016

0

&

EN

11

1

22

2

33

3

45

4

56

5

67

6

78

7

74AC11138

A2

A4

BIN/OCT

115

214

413

10

9

11

816

0

&

EN

91

1

102

2

113

3

125

4

136

5

147

6

158

7

74AC11138

BIN/OCT

115

214

413

10

9

11

1616

0

&

EN

171

1

182

2

193

3

205

4

216

5

227

6

238

7

74AC11138

BIN/OCT

115

214

413

10

9

11

2416

0

&

EN

251

1

262

2

273

3

285

4

296

5

307

6

318

7

74AC11138

Figure 3. 32-Bit Decoding Scheme

PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status(1)

Package Type PackageDrawing

Pins PackageQty

Eco Plan(2)

Lead/Ball Finish(6)

MSL Peak Temp(3)

Op Temp (°C) Device Marking(4/5)

Samples

74AC11138D ACTIVE SOIC D 16 40 Green (RoHS& no Sb/Br)

CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11138

74AC11138DR ACTIVE SOIC D 16 2500 Green (RoHS& no Sb/Br)


74AC11138DRG4 ACTIVE SOIC D 16 2500 Green (RoHS& no Sb/Br)


74AC11138N ACTIVE PDIP N 16 25 Green (RoHS& no Sb/Br)

CU NIPDAU N / A for Pkg Type -40 to 85 74AC11138N

74AC11138NSR ACTIVE SO NS 16 2000 Green (RoHS& no Sb/Br)


74AC11138PW ACTIVE TSSOP PW 16 90 Green (RoHS& no Sb/Br)

CU NIPDAU Level-1-260C-UNLIM -40 to 85 AE138

74AC11138PWR ACTIVE TSSOP PW 16 2000 Green (RoHS& no Sb/Br)

CU NIPDAU Level-1-260C-UNLIM -40 to 85 AE138

(1) The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.PREVIEW: Device has been announced but is not in production. Samples may or may not be available.OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substancedo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI mayreference these types of products as "Pb-Free".RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide basedflame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuationof the previous line and the two combined represent the entire Device Marking for that device.

http://www.ti.com/product/74AC11138?CMP=conv-poasamples#samplebuy







PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

Addendum-Page 2

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finishvalue exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on informationprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken andcontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device PackageType

PackageDrawing

Pins SPQ ReelDiameter

(mm)

ReelWidth

W1 (mm)

A0(mm)

B0(mm)

K0(mm)

P1(mm)

W(mm)

Pin1Quadrant

74AC11138DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1

74AC11138NSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1

74AC11138PWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

74AC11138DR SOIC D 16 2500 333.2 345.9 28.6

74AC11138NSR SO NS 16 2000 367.0 367.0 38.0

74AC11138PWR TSSOP PW 16 2000 367.0 367.0 35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

Pack Materials-Page 2

www.ti.com

PACKAGE OUTLINE

C

14X 0.65

2X4.55

16X 0.300.19

TYP6.66.2

1.2 MAX

0.150.05

0.25GAGE PLANE

-80

BNOTE 4

4.54.3

A

NOTE 3

5.14.9

0.750.50

(0.15) TYP

TSSOP - 1.2 mm max heightPW0016ASMALL OUTLINE PACKAGE

4220204/A 02/2017

1

89

16

0.1 C A B

PIN 1 INDEX AREA

SEE DETAIL A

0.1 C

NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153.

SEATINGPLANE

A 20DETAIL ATYPICAL

SCALE 2.500

www.ti.com

EXAMPLE BOARD LAYOUT

0.05 MAXALL AROUND

0.05 MINALL AROUND

16X (1.5)

16X (0.45)

14X (0.65)

(5.8)

(R0.05) TYP


4220204/A 02/2017

NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

LAND PATTERN EXAMPLEEXPOSED METAL SHOWN

SCALE: 10X

SYMM

SYMM

1

8 9

16

15.000

METALSOLDER MASKOPENING

METAL UNDERSOLDER MASK

SOLDER MASKOPENING

EXPOSED METALEXPOSED METAL

SOLDER MASK DETAILS

NON-SOLDER MASKDEFINED

(PREFERRED)

SOLDER MASKDEFINED

www.ti.com

EXAMPLE STENCIL DESIGN

16X (1.5)

16X (0.45)

14X (0.65)

(5.8)

(R0.05) TYP


4220204/A 02/2017

NOTES: (continued) 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design.

SOLDER PASTE EXAMPLEBASED ON 0.125 mm THICK STENCIL

SCALE: 10X

SYMM

SYMM

1

8 9

16

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCEDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANYIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRDPARTY INTELLECTUAL PROPERTY RIGHTS.These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriateTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicablestandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants youpermission to use these resources only for development of an application that uses the TI products described in the resource. Otherreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any thirdparty intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,damages, costs, losses, and liabilities arising out of your use of these resources.TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either onti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicablewarranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2018, Texas Instruments Incorporated

http://www.ti.com/legal/termsofsale.html

http://www.ti.com

simplify cascading and/or data reception y2 a y3 b cc gnd ... · scas042b − may 1988 − revised...

Documents