si-w ecal with integrated readout
DESCRIPTION
Si-W ECal with Integrated Readout. Mani Tripathi University of California, Davis LCWS08 Chicago Nov 17, 2008. Si/W ECal R&D Collaboration. SLAC : M. Breidenbach, D. Freytag, N. Graf, R. Herbst, G. Haller, J. Jaros. KPiX readout chip, downstream readout, simulations, mechanical design and - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/1.jpg)
1
Si-W ECal with Integrated Readout
Mani TripathiUniversity of California,
Davis
LCWS08Chicago
Nov 17, 2008
![Page 2: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/2.jpg)
2
Si/W ECal R&D Collaboration
SLAC: M. Breidenbach, D. Freytag, N. Graf, R. Herbst, G. Haller, J. Jaros
KPiX readout chip, downstream readout, simulations, mechanical design and integration
U. Oregon: J. Brau, R. Frey, D. Strom, undergraduates.
Detector development, readout electronics
UC, Davis: B. Holbrook, R. Lander, M. Tripathi, undergraduates. Interconnect issues: Flex cable development, bump bonding, conducting filmsBNL: V. Radeka Readout electronics
LAPP Annecy: S. Adloff, F. Cadoux, J. Jacquemier, Y. Karyotakis Mechanical design and integration
![Page 3: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/3.jpg)
3
Si-W Calorimeter Concept
Baseline configuration:
• transverse seg.: 13 mm2 pixels
• longitudinal seg:
(20 x 5/7 X0) + (10 x 10/7 X0)
17%/sqrt(E)
Generic concept -- currently optimized for SiD• 1 mm readout gaps 13 mm effective Moliere radius
![Page 4: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/4.jpg)
4
High Degree of Segmentation
•3D general pattern recognition capability
•PFA: particle separation in jets
•ID of specific objects/decays: e.g. tau
•Tracking (charged and neutrals)
An Imaging Calorimeter
See Martin Breidenbach’s talk (Sunday Plenary session.)
![Page 5: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/5.jpg)
5
KPiX Development
See talk by Ryan Herbst (Tues 8:30 am Data Acquisition session)
Complexity and A large number of functions => several rounds of prototyping. A 64-channel prototype (version 7) is currently under test.
![Page 6: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/6.jpg)
6
Si detector: layout & segmentation
(KPiX)
One KPiX readout chip for the sensor (1024 pixels, 6 inch wafer)
Limit on segmentation from chip power (~20 mW per chip).
Use DC-coupled detectors: only two metal layers (cost)
Fully functional v1 prototype (Hamamatsu)
![Page 7: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/7.jpg)
7
Si detector –Version 2
• Intended for full-depth test module
• 6 inch wafer
• 1024 13 mm2 pixels
• improved trace layout and split pixels near KPiX to reduce capacitance
• 40 good + 20 NG sensors in hand, fromHamamatsu
![Page 8: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/8.jpg)
8
Initial studies of version 2 sensors
R Frey Boulder SiD 8
Capacitance: expected/measured
1st cosmics
60 keV ’s(Am 241)
![Page 9: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/9.jpg)
9
Tungsten
Tungsten
Si Detector
KPiX
Kapton
Kapton Data (digital) Cable
Bump Bonds
Metallization on detector from KPix to cable
Thermal conduction adhesive
Heat Flow
Gap 1 mm
Readout gap cross section (schematic)
![Page 10: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/10.jpg)
10
Module Design: New Layout (Marco Oriunno)
40mm
Requires 1.8m flexcable – need to demonstrate manufacturability
Will serve up to 16 KPiX chips
~200 cables/connectors per side
![Page 11: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/11.jpg)
11
Readout flex cable
• Second prototype tested well with no problems: 2 chip stations Buried digital signal layer between power and ground planes
Two “lips” per KPiX from the buried layer.
Wire-bonded to KPiX test-board (for now)
• For 16 station cable: A second vendor identified (produced long cables for EXO).
![Page 12: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/12.jpg)
12
Interconnect issues
Technologies being considered:
KPiX to Sensor: Indium Bump Bonding Gold Stud Bonding
Flex Cable to Sensor: Wire Bonding Z-axis Conducting Film
Gold Studs
Wire Bond?
Indium? ? ACF?
![Page 13: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/13.jpg)
13
Indium Bump Bonding
Indium Bump Bonding is a mature/commercial technology. UC, Davis has developed the process for prototyping purposes. Our facilities include a Class 100 clean room (10,000+ sq. ft.) and several pieces of specialized equipment. All the steps are done in-house:
• Photoresist spinning• Mask making• Alignment, UV exposure• Ti/W sputtering• Indium deposition• Flip-chip bump bonding
![Page 14: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/14.jpg)
14
Indium Bumping Process
UV Exposure
Ti/W Sputter
Indium Deposition
Flip-chip Bump Bonding
![Page 15: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/15.jpg)
15
Gold Stud Bump Bonding
Palomar TechnologiesVista, Ca.
An attractive option for prototyping because individual small chips are difficult to handle for Indium bumping.
![Page 16: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/16.jpg)
16
Gold Stud Growth
Palomar Technologies:
Step 1: A ~25 m gold wire is bonded to the pad.
Step 2: The wire is snapped off leaving a stud behind.
Step 3: The stud is “coined” (flattened) to provide a better shape.
![Page 17: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/17.jpg)
17
Adhesive Attachment
Palomar Technologies:
The tips of the studs are dipped into a conductive epoxy. (Alternately, epoxy “dots” can be dispensed on the opposite wafer).
After a flip-chip alignment, the chips are compressed.
An optimum stud shape for adhesive attachment has been developed. Instead of “coining” the wire is pushed back into the ball after snapping. The result is a matted surface.
![Page 18: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/18.jpg)
18
KPiX with Gold Studs
Studs are well-formed and centered on the 70x70 m pads.
![Page 19: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/19.jpg)
19
Si-W Bump Bonding
KPiXChips
•Initial gold-stud bump-bonding trials had mixed results due to surface oxidation.
•Trials using titanium-tungsten treatment of Hamamatsu sensors and KPiX-7 are underway.
![Page 20: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/20.jpg)
20
Z-Axis Conducting Adhesive
Cairns et al, SID Digest, 2001
3M: 7303 ACF Adhesive
~45 m particles~75 m film thickness
≥250 m pad pitch
Bonding Conditions:140oC @ 260 PSI for 25 secsContact resistance ≤0.2 (for flex-cable to PC board).
≤0.2 maintained after 80oC for 1000 hours or 25oC for 4 yrs.
Flex cable to Wafer attachment is not common => R&D.
![Page 21: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/21.jpg)
21
Thermoplastic Conducting Adhesive
Btechcorp:
Metal fibers in a matrix~2 x 107
fibers/in2
≥11 m pad pitch
Low Cure pressure: 50 psi
Nickel fiber structure.
ConductiveResistive
Thermal Conductivity ≥ Cu. Smaller resistance
Cheaper. Candidate for both KPiX to Sensor and Flex cable to Sensor attachment => Further R&D.
![Page 22: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/22.jpg)
22
ACF: Cross sections
![Page 23: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/23.jpg)
23
Test Setup: “4 point” R measure
Current flow
Voltage measureacross the bumpNo current here
Conducting Film between strips in cross over
area
![Page 24: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/24.jpg)
24
Jig for Forming the Connection
Temperature and pressure control and readback.
Duration and ramp-up/ramp-down are also factors.
![Page 25: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/25.jpg)
25
Initial Results
R = constant x L/A
Width of strip in mils10 20 30 40
115
174
828
The results are promising.
One anomalous data point => more study of process parameters is needed.
![Page 26: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/26.jpg)
26
ACF between glass cover slips
• Allows for observation under a microscope.
“Oozing of adhesive needs to be studied and controlled.
![Page 27: Si-W ECal with Integrated Readout](https://reader030.vdocuments.site/reader030/viewer/2022032805/56813323550346895d9a00c8/html5/thumbnails/27.jpg)
27
Summary
• The R&D for Si-W ECal technology is progressing steadily.
Near-term Goal: Construct a “Tower”: full-depth (30 layer), single-wafer wide module with 1024 channel KPiX chips bonded to sensor wafers and read out via flex cables. => Test Beam.