rosconjp2018@ 1 ros2/dds fpga publish/subscribe€¦ · international workshop on fpgas for...
TRANSCRIPT
![Page 1: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/1.jpg)
PEAR LAB Utsunomiya Univ.
ROS2/DDS�������FPGA�PUBLISH/SUBSCRIBE����������� ���� ������� ����� ���������
ROSConJP2018@���2018/9/14 1
![Page 2: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/2.jpg)
PEAR LAB Utsunomiya Univ.
ARM ��FPGA�Zynq(Xilinx) or FPGA-SoC(Intel)
•ROS2 on Zybo•Xilinx Zynq�����
•FPGA acceleration of ROS2 Security•Communication by hardwired UDP/IP (DDS, ROS2)
•Wire-speed data encryption
•Combined with image processing/DNN
2018/9/14 2ROSConJP2018@���
![Page 3: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/3.jpg)
PEAR LAB Utsunomiya Univ.
ROS2 on Zybo
2018/9/14 3ROSConJP2018@���
![Page 4: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/4.jpg)
PEAR LAB Utsunomiya Univ.
2018/9/14 4ROSConJP2018@�
9/9 ��� �����FPGA3.+<,<204&��(���)
ROS'��%9+69:(/78;=1)����)FPGA&!"#CPU'��)��FPT2018 DESIGN COMPETITION& #+
�TurtleBot3������
Zynq (FPGA+ARM(ROS2))
mBot $����
![Page 5: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/5.jpg)
PEAR LAB Utsunomiya Univ.
2018/9/14 5ROSConJP2018@���
0 2 1 0 0 288
•/ 9 : H ) 5/!•6 D E 8H A@FF@C H )•069 ( @FGE G@C• 2 / 1/
1,
![Page 6: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/6.jpg)
PEAR LAB Utsunomiya Univ.
Programmable SoC �����ROS� FPGA�������(ROSCon2017@Vancouver���)
2018/9/14 6ROSConJP2018@���
Resolution�1920�1080Zedboard (Zynq-7020)ARM(PS): Cortex-A9 666MHzFPGA(PL): 100MHz
Problem: TCP/IP�� ���������
0 0.5 1 1.5 2 2.5 3 3.5
FPGA+ARM
SW only(ARM)
time(s)
Speed UP 1.7x
Kazushi Yamashina, Takeshi Ohkawa, Kanemitsu Ootsu and Takashi Yokota : “Proposal of ROS-compliant FPGA Component for Low- Power Robotic Systems - case study on image processing application -”, Proceedings of 2nd International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015.
Application ROS node
input output
Publisher Subscriber SubscriberPublisherPS(ARM)
PL(FPGA)
ROS-Compliant FPGA Component(SoC)
interfacefor FPGA
interfacefor FPGA
Speed UP 26x
![Page 7: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/7.jpg)
PEAR LAB Utsunomiya Univ.
Why ROS2? Brian Gerkey says:
•Teams of multiple robots•Small embedded platforms•Real-time systems•Non-ideal networks•Production environments•Prescribed patterns for building and structuring systems
2018/9/14 7ROSConJP2018@���
https://design.ros2.org/articles/why_ros2.html
From:XMLRPC+TCPROS
To:DDS (Data Distribution Service)
TCP/IP
UDP/IP
![Page 8: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/8.jpg)
PEAR LAB Utsunomiya Univ.
ROS2/DDS ��������
2018/9/14 8ROSConJP2018@���
![Page 9: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/9.jpg)
PEAR LAB Utsunomiya Univ.
����������Wireshark�
2018/9/14 9ROSConJP2018@���
![Page 10: ROSConJP2018@ 1 ROS2/DDS FPGA PUBLISH/SUBSCRIBE€¦ · International Workshop on FPGAs for Software Programmers, FSP2015, pp. 62-67, 2015. Application ROSnode input output Publisher](https://reader035.vdocuments.site/reader035/viewer/2022071602/613d527b984e1626b65783c0/html5/thumbnails/10.jpg)
PEAR LAB Utsunomiya Univ.
��
•FPGA�ROS(ROS2)������•ROS2/DDS����� �����•@TakeshiOhkawa��
2018/9/14 10ROSConJP2018@���