Report copyright - a Dual Channel, 20 MHz 10-Bit Resolution CMOS ADC AD9201 · 2019. 10. 13. · "I" ADC QINB QINA "Q" ADC Q REGISTER I REGISTER THREE-STATE OUTPUT BUFFER AVDD AVSS CLOCK DVDD DVSS SLEEP
Please pass captcha verification before submit form