Report copyright - Figure 7.6. Gated SR latch. (a) Circuit Q Q R S R S R Clk Q Q S 1 0 1 0 1 0 1 0 1 0 Time (c) Timing diagram Clk ? ? SR xx 00 01 10 Q(t) (no change) 0 1
Please pass captcha verification before submit form
Please pass captcha verification before submit form