Report copyright - 3D ICs Interconnect Performance Modeling and Analysis Souri Thesis.pdf · 2.1 Interconnect Limited IC Performance In single Si layer (2-D) ICs, chip size is continually increasing
Please pass captcha verification before submit form