Report copyright - Aurora 8B/10B v11 - Xilinx · Aurora 8B/10B v11.1 10 PG046 April 4, 2018 Chapter 2: Product Specification Minimum latency for a default four-byte framing design from s_axi_tx_tvalid
Please pass captcha verification before submit form