Report copyright - Thermal management of high performance …cdr/pubs/oleg/5.pdff toggle — c gate X Vdd X (5) where Cgate is the gate capacitance of a single gate and N is the number of logic stages
Please pass captcha verification before submit form
Please pass captcha verification before submit form