report asic design flow

ASIC design flow A typical design workflow for standard cell based ASIC is described below (some steps were simplified for the sake of clarity). The workflow for full custom ASIC contains these stages as well as some other stages connected with new cells design. 1. The ASIC design proces s begins from writing a functional descr iption containing detailed requirements for the chip. We can start design on basis of a functional description prepared by the customer. Alternatively, we can create the functional description document based on the customer's demands expressed in any form. At no time will we share your information with anyone without your explicit permission. 2. Based on y our demands, our team estima tes the amount of resources needed and produces a Statement of Work. After reaching an agreement, the actual work is started. 3. The first s tep is similar to FPGA design. T he following tas ks are run in para llel: o Writing a synthes izable RTL (register transfer level) description (either on Verilog or VHDL) of the device. o Writing a behavioral model, which is used to verify that the design meets its requirements. o Writing a verification plan and a corresponding verification environment which describes and implements the method of proving the design correct ness. 4. The RT L description is verified against the behavioral model by out dedicated Validation and Verification Department . This approach reduces the probability of the design error since no RTL designer tests his own code.

Upload: nimmalapudi-suresh

Post on 07-Apr-2018

221 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

8/6/2019 Report ASIC Design Flow

http://slidepdf.com/reader/full/report-asic-design-flow 1/2

ASIC design flow

A typical design workflow for standard cell based ASIC is described below (some steps were

simplified for the sake of clarity). The workflow for full custom ASIC contains these stages as well assome other stages connected with new cells design.

1. The ASIC design process begins from writing a functional description containing detailedrequirements for the chip. We can start design on basis of a functional description prepared by thecustomer. Alternatively, we can create the functional description document based on the customer'sdemands expressed in any form. At no time will we share your information with anyone without your explicit permission.

2. Based on your demands, our team estimates the amount of resources needed and produces aStatement of Work. After reaching an agreement, the actual work is started.

3. The first step is similar to FPGA design. The following tasks are run in parallel:

o Writing a synthesizable RTL (register transfer level) description (either on Verilog or VHDL) of thedevice.

o Writing a behavioral model, which is used to verify that the design meets its requirements.o Writing a verification plan and a corresponding verification environment which describes and

implements the method of proving the design correctness.

4. The RTL description is verified against the behavioral model by out dedicated Validation and

Verification Department. This approach reduces the probability of the design error since no RTLdesigner tests his own code.