Upload File

real-time eeg: timing and block size

31
Real-time EEG timing and block size Robert Oostenveld 23 Oct 2016 CRI brain control club - Paris

Upload: robert-oostenveld

Post on 24-Jan-2017

74 views

Category:

Data & Analytics


3 download

Report

TRANSCRIPT

Page 1: Real-time EEG: timing and block size

Real-timeEEGtimingandblocksize

RobertOostenveld23Oct2016

CRIbraincontrolclub-Paris

Page 2: Real-time EEG: timing and block size

Timingrequirements

Page 3: Real-time EEG: timing and block size

Timingrequirements

• “realtime”analysis– instantaneous– veryfast– wellcontrolled

Page 4: Real-time EEG: timing and block size

Timingrequirements

• “realtime”analysis– instantaneous– veryfast– wellcontrolled y=a*x+b

Page 5: Real-time EEG: timing and block size

Timingrequirements

• “realtime”analysis– instantaneous– veryfast– wellcontrolled y=a*x+b

T=delay+jitterT=complexity*datasize+jitter

Page 6: Real-time EEG: timing and block size

Timingrequirements

• “realtime”analysis– instantaneous– veryfast– wellcontrolled

• quantifyingtime– delay– jitter

y=a*x+bT=delay+jitterT=complexity*datasize+jitter

Page 7: Real-time EEG: timing and block size

Timingrequirements

Page 8: Real-time EEG: timing and block size

Timingrequirements

• Minimizingdelay– reducedatasize– increasespeedofalgorithm– increasebandwithoftransfer

Page 9: Real-time EEG: timing and block size

Timingrequirements

• Minimizingdelay– reducedatasize– increasespeedofalgorithm– increasebandwithoftransfer

• Minimizingjitter– ?

Page 10: Real-time EEG: timing and block size

Understandingjitter

Page 11: Real-time EEG: timing and block size

Understandingjitter

Page 12: Real-time EEG: timing and block size

Understandingjitter

Page 13: Real-time EEG: timing and block size

Understandingjitter

Page 14: Real-time EEG: timing and block size

Understandingjitter

Page 15: Real-time EEG: timing and block size

Understandingjitter

Page 16: Real-time EEG: timing and block size

Understandingjitter

Page 17: Real-time EEG: timing and block size

Understandingjitter

Page 18: Real-time EEG: timing and block size

Understandingjitter

Page 19: Real-time EEG: timing and block size

Understandingjitter

Page 20: Real-time EEG: timing and block size

Understandingjitter

Page 21: Real-time EEG: timing and block size

Understandingjitter

Page 22: Real-time EEG: timing and block size

Understandingjitter

Page 23: Real-time EEG: timing and block size

Understandingjitter

Page 24: Real-time EEG: timing and block size

Understandingjitter

Page 25: Real-time EEG: timing and block size

Understandingjitter

Page 26: Real-time EEG: timing and block size

Understandingjitter

• dataisprocessedinblockseverywhere– amplifier– usbport– network(tcppacket)– processingstreamstep1– processingstreamstep2

Page 27: Real-time EEG: timing and block size

Understandingjitter

• dataisprocessedinblockseverywhere– amplifier– usbport– network(tcppacket)– processingstreamstep1– processingstreamstep2

• unequalblocksizescausejitter

Page 28: Real-time EEG: timing and block size

Timingrequrements

Whynotalwaysuseblocksof1sample?

Page 29: Real-time EEG: timing and block size

Timingrequrements

Whynotalwaysuseblocksof1sample?

for1sampledelay=speed*datasize+offset

Page 30: Real-time EEG: timing and block size

Timingrequrements

Whynotalwaysuseblocksof1sample?

for1sampledelay=speed*datasize+offset

forN1-sampleblocksdelay=N*speed*datasize+N*offset

Page 31: Real-time EEG: timing and block size

Timingrequrements

Whynotalwaysuseblocksof1sample?

for1sampledelay=speed*datasize+offset

forN1-sampleblocksdelay=N*speed*datasize+N*offsetforNsamplesinoneblockdelay=N*speed*datasize+offset


2 PIECE TIMING COVER SMALL BLOCK CHEVY BIG BLOCK TIMING …blp.com/site_pdfs/timing/60002CoverSB2pc.pdf · C) Before removing cam gear take a straight edge and check the alignment

Lecture 13 Symbol Timing Synchronization · 2016-11-09 · Lecture 13 Symbol Timing Synchronization. 2 EE4900/EE6720 Digital Communications Suketu Naik Block Diagrams of Communication

ELECTROENCEPHALOGRAPHdarman.umsha.ac.ir/uploads/nihon_kohden_eeg-9100-9200_.pdf · 0634-001584c eeg-9100a eeg-9100j eeg-9100k eeg-9100g eeg-9200a eeg-9200j eeg-9200k eeg-9200g neurofax

AccuCore Technical Training - Silvaco · Complete block level static timing analysis tool built in • STA Analysis features such as critical paths, sub-critical paths, timing checks,

Fundamentals of Electroencephalogram (EEG)web.eng.fiu.edu/mcabre05/DATA FOR PROJECTS/class eeg-FALL-2018-1_36_to_print.pdfElectroencephalogram (EEG) EEG showing Epileptiform activity

FLUIDAMPR.COM / VIBRATECHTVD · Timing Marks for Aftermarket Cover ... the timing gear is shortened by .500”, ... CT GOLD - CHEVY BIG BLOCK - EXTERNALLY BALANCED

OpenTimer: A High-Performance Timing Analysis Tool · timing analysis tool that efficiently supports (1) both block-based and path-based timing propagations, (2) common path pessimism

Video Electroencephalographic (EEG) Monitoring/media/c2ecafe850fa4bdd8f29ab45430d12b8.pdfVideo Electroencephalographic (EEG) Monitoring ... Video electroencephalographic (EEG) monitoring

Digital block implementation methodology for a 130nm · PDF fileDigital block implementation methodology for a 130nm process ... Clock tree synthesis Routing Timing ... Clock definitions

BLOCK LEVEL VOLTAGE/FREQUENCY SCHEDULING …doras.dcu.ie/18275/1/Li-Chuan_Weng.pdf · BLOCK LEVEL VOLTAGE/FREQUENCY SCHEDULING FOR LOW POWER CONSUMPTION UNDER TIMING CONSTRAINTS

Data Acquisition System Block Diagram - HUNGTA · 2020. 2. 3. · ata Acquisition System Block Diagram ¤ ^ \ ä Ú ^ t & ANALOG INPUTS TIMING AND EXPANSION CONTROL FAST TRANSFER

The TheRenewableEnergySourcesAct(EEG) … · The Renewable Energy SourcesAct (EEG) and Clearingstelle EEG Dr. iur. Martin Winkler –Memberof thePanelof Clearingstelle EEG– Introduction

NINETEEN CHANNEL QUANTITATIVE EEG AND EEG BIOFEEDBACK Channels.pdf · Z TUNES: NINETEEN CHANNEL QUANTITATIVE EEG AND EEG BIOFEEDBACK Robert W. Thatcher, Ph.D. EEG and NeuroImaging

VARIOUS WAYS OF TIMING NORMAL TIMING - BLOCK. NORMAL TIMING - STAGGERED. DAISY CHAIN - STAGGERED. REVERSE TIMING - BLOCK. REVERSE TIMING - STAGGERED

Normal EEG in children EEG workshop

ASSESSMENT OF DIGITAL EEG, QUANTITATIVE EEG, AND EEG BRAIN

Amplitude-integrated EEG Classification and - Amplituden EEG

Experiment HP-1 The Electroencephalogram (EEG) State Alpha Awake ... • observe the Alpha block which occurs when eyes are closed and the mind is ... The Electroencephalogram (EEG

Recording the Electroencephalogram (EEG). Recording the EEG

Electroencephalogram (EEG) Device Cart Advisor: Professor Block Client: Viasys Healthcare Peg Rickard & Art Kealy Joseph Cabelka - Team Leader Jennifer

El t h l h (EEG)Electroencephalography (EEG) - … 3_NS.pdfEl t h l h (EEG)Electroencephalography (EEG) ... (ECG)am (ECG) EEG --Historic ... -Recording machine. EEG recordinggq technique

Timing block Bottero etcstekloimpex.ru/help/glass-solutions/Решение MAC Valves - замена... · Timing block Bottero etc.indd Created Date: 6/25/2010 4:01:36 PM

2 PIECE TIMING COVER BIG BLOCK CHEVYblp.com/site_pdfs/timing/6020CoverBB2pc.pdf · 2017-05-08 · machine the back of the timing gear and install a wear plate. This step is not mandatory

Timing in Cognition and EEG Brain Dynamics: Discreteness ...journalpsyche.org/articles/0xc035.pdf · Timing in Cognition and EEG Brain Dynamics: Discreteness versus Continuity Andrew

SEATING ARRANGEMENT FOR MA 214 Date : 05-2-2016 Timing 8 ...iitb.ac.in/newacadhome/MA21420162Feb.pdf · SEATING ARRANGEMENT FOR MA 214 Date : 05-2-2016 Timing 8.00-9.30 Block: LA

Rates and timing of vertical Sierra Nevada Walker Lane ... · Rates and timing of vertical‐axis block rotations across the central Sierra Nevada‐Walker Lane transition in the

Timing-Driven, Over-the-Block Rectilinear Steiner Tree ...block connection. In the meantime, certain slew constraints have to be satis ed for over-the-block routing to ensure the solution

ASSESSMENT OF DIGITAL EEG, QUANTITATIVE EEG, AND EEG · PDF file · 2013-02-01ASSESSMENT OF DIGITAL EEG, QUANTITATIVE EEG, AND EEG BRAIN MAPPING Report of the American Academy of

FPGA Block Modular Design Tutorialapplication-notes.digchip.com/030/30-20992.pdf · ispLEVER Tutorials Introduction FPGA Block Modular Design Tutorial 2 Establish location and timing

Data Acquisition System Block Diagram · ata Acquisition System Block Diagram ¤ ^ \ ä Ú ^ t & ANALOG INPUTS TIMING AND EXPANSION CONTROL FAST TRANSFER HARDWARE FAST TRANSFER HARDWARE

IMPORTANT: This booklet contains important information ... · Manifold) cylinder head, block, timing gears, timing chain, timing cover, oil pump/oil pump housing, ... coolant hoses,

DS3106 Line Card Timing IC...From Slave Timing Card 3. Block Diagram Figure 3-1. Block Diagram T0 DPLL (Filtering, Holdover, Frequency Conversion) Master Clock Generator OC6 POS/NEG

NINETEEN CHANNEL QUANTITATIVE EEG AND EEG BIOFEEDBACK · NINETEEN CHANNEL QUANTITATIVE EEG AND EEG BIOFEEDBACK Robert W. Thatcher, Ph.D. EEG and NeuroImaging Laboratory, Applied Neuroscience

Correct block-design experiments mitigate temporal ...2020/12/05  · 1 Correct block-design experiments mitigate temporal correlation bias in EEG classification Simone Palazzo ,

Cache Timing Attacks on Camellia Block Cipher · Cache Timing Attacks on Camellia Block Cipher∗ ZHAO Xin-jie, WANG Tao, ZHENG Yuan-yuan (Department of Computer Engineering, Ordnance