pic16 architecture - learning inventions laboratoryfiles.learninginventions.org/microprocessor...

15
EPROM (Flash) Program Memory 8K x 14 Instruction reg Direct Addr Indirect Addr RAM Addr Program Bus Data Bus 14 8 7 8 3 8 13 Program Counter Addr MUX FSR reg Instruction Decode & Control MUX ALU W reg STATUS reg PORT A-G A0 A1 A2 A3 G7 8 Level Stack (13-bit) RAM File Registers 368x8 8 9 PIC16 Architecture

Upload: others

Post on 22-Jul-2020

3 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode

EPROM(Flash)ProgramMemory8K x 14

Instruction regDirect Addr Indirect

Addr

RAM AddrProgram

Bus

DataBus

14

8

78

3

8

13Program Counter

Addr MUX

FSR reg

InstructionDecode &

Control

MUX

ALU

W reg

STATUS reg

PORT A-G

A0A1A2A3

G7

8 Level Stack(13-bit)

RAMFile

Registers368x8

8

9

PIC16 Architecture

Page 2: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 3: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 4: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 5: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 6: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 7: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 8: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 9: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 10: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 11: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 12: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 13: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 14: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode
Page 15: PIC16 Architecture - Learning Inventions Laboratoryfiles.learninginventions.org/Microprocessor (261214)/PIC Architectur… · 13 Program Counter Addr MUX FSR reg Instruction Decode