ntu ee lab 3531 design techniques for high- resolution current-mode sigma- delta modulators
TRANSCRIPT
NTU EE LAB 353 1
Design Techniques for High-Resolution Current-Mode Sigma-
Delta Modulators
NTU EE LAB 353 2
Outlines
IntroductionCurrent-Memory Modulator ArchitectureCurrent-Memory Cell DesignModulator ArchitectureChip ArchitectureExperimental ResultsConclusion
NTU EE LAB 353 3
Introduction
Current Memory Compatible with Digital Technology Obstacles: Noise, Gain Error, Nonlinearity
Nonlinearity Presence of Out-of-band Noise with Large Amplitudes
in the Modulator
Mash 2-1 Modulator Architecture Stability While Providing Higher Order Noise Shaping
NTU EE LAB 353 4
Elementary Two-Input Current-Memory Cell
The Sum of Input Current during Acquisition Phase
The Memorized Current at the Output during Restoration Phase
Output Current ==> Inverted Sum of the Input Current
NTU EE LAB 353 5
First-Order and Second-Order Noise-Shaped Modulator
NTU EE LAB 353 6
Some Different Noise-Shaped Transfer Function
)log(3017.576.102.6max OSRNSNR
)log(509.1276.102.6max OSRNSNR
)log(1076.102.6max OSRNSNR
NTU EE LAB 353 7
A Second-Order MASH modulator
NTU EE LAB 353 8
A Current-Memory Implementation of the MASH 2-1 Architecture
NTU EE LAB 353 9
Comments for MASH 2-1 Architecture
Using Two Phase IntegratorAdvantage:
50% Increase in the clock speed Reduction of the Noise Power, Gain Error,
Nonlinearity, and Settling Error Stability
NTU EE LAB 353 10
Typical Current-Memory Cell Design
NTU EE LAB 353 11
Typical Current Memory Cell Design (Cont.)
Main Problems Early Effect
Vg2 is a nonlinear function of the Iin2.Vg2 and Sw12 make the drain voltage of Mm1 a
nonlinear function of the output current of cell1.
Settling Error on Vg2 Charge Injection on Cg2
NTU EE LAB 353 12
Typical Current Memory Cell Design (Cont.)
Main Solutions Two-Step Approach Common Gate Stage
High Output Impedance
Long Settling Times to Minimize Contribution Large Capacitance (100pF, 37pF)
NTU EE LAB 353 13
Final Current-Memory Cell Design
NTU EE LAB 353 14
Modified Current-Memory MASH 2-1 Modulator Architecture
NTU EE LAB 353 15
Pseudodifferential Modulator Configuration
NTU EE LAB 353 16
Measured Output Power-Spectrum for fs=640kHz and an Input Amplitude=-10 dB
NTU EE LAB 353 17
Measured Total SNDR for fs=640kHz
NTU EE LAB 353 18
Summary of Measured Results