novel 10-t write driver sram design using 45 nm cmos...

ARTICLE

Copyright © 2017 by American Scientific PublishersAll rights reserved.Printed in the United States of America

Journal ofNanoelectronics and Optoelectronics

Vol. 12, pp. 1–13, 2017www.aspbs.com/jno

Novel 10-T Write Driver SRAM Design Using 45 nmCMOS Technology with Leakage Current ReductionScheme for FPGA Routing Switch ArchitectureS. Lakshmi Narayanan1,∗, Reeba Korah2, and A. Swarnalatha3

Bulk Complementary metal oxide semiconductor (CMOS) technology suffers from severe leakage power forgate lengths lesser than 45 nm. Static Random access memory (SRAMs) occupy a significant space in thememory architecture of system on chip (SOCs). To reduce the adverse effects of CMOS technology, SRAMsare implemented using FinFet technology. This research presents a new leakage reduction technique forSRAM cell implemented in FinFet technology. The proposed technique is a combined implementation of diodeconnected load transistors which operate only in saturation when turned on, to cutoff leakage current throughaccess transistors and sleep transistors to control the flow of leakage current through the SRAM cell. Thecombined effect of these two types of transistors reduces leakage current in the range of nanoamperes. More-over, the above stated technique when implemented in Fin Field Effect transistor (FinFet) SRAM structuresbecomes much suitable for memory architectures. Routing is an important step in Field programmable gatearray (FPGA) design which is totally in view of how the interconnection is finished amid of the Configurablelogic blocks (CLBs). In order to reduce the power consumption as well as power dissipation of the FPGArouting circuit, Different transistor styles of FinFet SRAM such as 6T and 10T structures are combined withType-II write driver structure and it is simulated using Tanner (T-Spice) with 45 nm technology. Results showsignificant reduction in static current and power dissipation. With reasonable read/write stability in standbyType with a slight increase in area.

Keywords: FinFet Technology, Leakage Current, Stacking, Power Consumption, Diode Connected Load, SRAM, CMOSIntegrated Circuits.

1. INTRODUCTIONPower consumption and energy saving has become themain factor of concern in emerging low power circuits.Alternate design decisions for low power consuming cir-cuits have gained prominence in both logic level andstorage level circuits. A storage circuit becomes activeonly when we read or write something in to it and ruinsin standby Type and hence it is prone to significantamount of leakage current. It is quite interesting to observe

1Research Scholar, Anna University, Chennai 600025, India2Alliance College of Engineering and Design, Alliance University,Bangalore 562106, India3St. Joseph’s College of Engineering, Old Mahabalipuram Road,Semmencherry, Chennai 600119, India∗Author to whom correspondence should be addressed.Email: [email protected]: xx Xxxx xxxxAccepted: xx Xxxx xxxx

that consumer market demands minimal power consump-tion with maximal energy efficiency as well to retainlonger battery hours. System on Chip (SOC) is the recentadvancement in the integrated circuit technology markettoday. Technological advancements made things unimag-inably possible and it is indeed interesting to note that asingle chip comprises an entire system to perform certainoperations. However, in a typical SOC 70% of the areais occupied by memory architectures. SRAMs are used asmemory element in these architectures. To make an SOCaffordable, the area, stability, reliability, leakage powerconsumption and performance of these SRAM architec-tures should be carefully crafted. With recent technologicaladvancements in the range of nanometers, the size of thetransistors got reduced where as the leakage current gotshoot up exponentially. Various spillage lessening strate-gies are referred to in the writing with its own particu-lar points of interest and impediments. When consideringgate lengths <45 nm, CMOS technology shows significant

J. Nanoelectron. Optoelectron. 2017, Vol. 12, No. xx 1555-130X/2017/12/001/013 doi:10.1166/jno.2017.2252 1

Novel 10-T Write Driver SRAM Design Using 45 nm CMOS Technology with Leakage Current Reduction Scheme for FPGA Narayanan et al.

drawbacks rather than its benefits. Hence the demand foralternate device technologies came in to existence. Severaltechnologies were cited by researchers among which Fin-Fet served as an effective alternative. The main advantageof FinFet over other technologies is that it can be fabri-cated in the same foundry of bulk CMOS technology. Thisprovides a significant cost reduction too.12 At exhibit situ-ation the spillage ebb and flow in Low power FPGA steer-ing switch is dispersed in both the utilized and the unusedpiece of the FPGA. The prevalence of interconnect withthe researchers to concentrate on FPGA control enhance-ment. In this section, The Type II based FPGA steer-ing switches associated with FinFet SRAM which help todiminish control utilization of the directing switch too asstatic current and control defer product (PDP).14–18

FinFet is a twofold entryway gadget where biasing forthe two doors is done independently. It gives noteworthyarea lessening, better execution time. The proposed pro-cedure is actualized in Independent entryway Type FinFetSRAM cells and its execution is noted. Results demon-strate noteworthy spillage decrease. The association ofthe paper is as per the following. Section 2 depicts thetraditional mass CMOS 6T SRAM cell and its opera-tion, Section 3 examines the current spillage diminishmentsystems, Section 4 includes the vitality demonstrating inSRAM cluster engineering, segment 5 includes the FinFetbased 6T SRAM cell and its operation, Section 6 talksabout the proposed spillage decrease procedure, Section 7clarifies the usage of proposed Type-II construct FinFet10-T SRAM in light of FPGA steering switch architectureSection 8 includes the outcomes and Section 8 finishes upthe paper.

2. CONVENTIONAL 6T SRAM DESIGNA typical 6T SRAM cell has two inverters associated ina cross coupled manner. It acts as a bistable latch andstores a bit of information in the cell. It contains two passtransistors which provide access to the value stored in thecell. In addition to these, it consists of a wordline WL andtwo bitlines BL and BLBAR. WL is used to provide therequired threshold value to the two access transistors andBL and BLBAR to read and write contents in the cell. ThePresent stores value in the cell is retained until the poweris on.1

Types of Operation: SRAM operates in three Types,standby Type or hold Type, read Type and write Type.Standby Type: WL is made to low during standby Typethis inturn cuts off the gate voltages and turns off the twoaccess transistors. The value stored in the unit is retainedby the two cross coupled inverters feeding each other. Thevalue in the cell is retained as long as the power supply(VDD) is high. A small amount of current flows throughthe cell which is nothing but the leakage current. Thenthe structure of conventional 6T SRAM design has beenshown in Figure 1.

Fig. 1. Conventional 6T SRAM cell.

Read Type: During the read Type, the value stored in thecell can be read from it. To read the content that is storedin the cell, voltage at WL is turned high which in turn turnson the two access transistors. Both BL and BLBAR areprecharged to VDD. The data stored in the cell, one of thebitline goes low (discharges to ground) and the differencevalue between the two bitlines are amplified by the senseamplifier circuitry and the output is read from the cell.Write Type: This Type is used to write a new value in thecell. To perform a write operation, voltage at WL is turnedhigh and this provides the required gate voltage to turnon the two access transistors. The value to be stored is

Fig. 2. SRAM array architecture.

2 J. Nanoelectron. Optoelectron., 12, 1–13, 2017

Narayanan et al. Novel 10-T Write Driver SRAM Design Using 45 nm CMOS Technology with Leakage Current Reduction Scheme for FPGA

applied to BL and its complement to BLBAR. When thelatch changes its value the WL is turned off and the valueis stored in the cell.

The above Types of operation occurs in a single cell.A typical memory architecture consists of an array ofSRAM cells. The SRAM array architecture shown inFigure 2. It consists of a row decoder to choose the partic-ular row to which the cell belongs and a column decoderto choose the particular column to which the cell belongs.The control and i/o circuitry provide the required con-trol and data information required for the cell. The senseamplifier amplifies the data store in the cell and providesthe yield.

3. LITERATURE SURVEY ON LEAKAGEREDUCTION TECHNIQUES

A few leakage decrease methods have been referred to inthe writing. To decrease the measure of spillage currentin a circuit it is important to diminish the supply voltageand edge voltage of the transistors. More finished, it isimportant to gauge the measure of leakage current in acircuit to actualize spillage decrease techniques.6 In appli-cations that require low to medium performance, operatingtransistors in the subthreshold region is gaining promi-nence. To operate a transistor in the subthreshold regiondevice and circuit level optimization need to be performed.Longer channel length transistors are more efficient tooperate in the subthreshold region.8 SRAM has gained sig-nificant importance in SOCs. Technology scaling has beenvery useful in implementing SRAM array architectures. Inadvanced technology nodes, such as gate lengths <65 nmscaling has become extremely difficult.9 In the UDSMrange devices, power dissipton issues are quite challeng-ing. International Technology Roadmap for Semiconduc-tors projects a minimum power of 3 W for semiconductorsin 2020. Hence the need for leakage reduction techniquesis on the high.5 A novel technique called INDEP is pro-posed to diminish the measure of leakage current and post-ponements in the circuit. Two transistors, namely a PMOSand a NMOS known as indep transistors are embeddedbetween the draw up and pull down system of the circuit.The yield is gotten from the deplete of the two indep tran-sistors associated together.13 Another 9 transistor SRAMis actualized in 32 nm innovation with better executionand soundness with decreased process varieties. A param-eter SPR is developed to indicate the figure of value ofthe proposed SRAM cell which demonstrates that the pro-posed SRAM is appropriate for thick nanometer SRAMdesigns.10 A full chip leakage analysis framework for tech-nology node beyond 65 nm is proposed. The method usesanalytical Typels to capture the process variations. Themethod is able to handle both Gaussian and non Gaussiandistributions and uses a quadratic logarithmic Typel forleakage analysis. The proposed method is tested in 65 nmchips and found to be very effective.3 Leakage power has

turn out to be a significant problem in submicron rangedevices. The choice of leakage lessening technique turnout to be best when the circuit designer chooses it.2 BulkCMOS technology suffers from serious leakage issues.It is necessary to find a suitable leakage reduction tech-nique in both circuit and architectural level to minimizepower consumption.8 MPT8T is an efficient SRAM cellwith pmos pass transistors. It provides significant improve-ment in read and write stability in 45 nm technology.7

Memory architectures consume a significant amount ofenergy. MutiVth technique is very effective in reducingthe overall energy consumption of SRAMs. SVL is anefficient dynamic self controllable voltage level change todecrease spillage control utilization in 7T SRAM cells.1

SVL technique is effective in reducing leakage currents instandby Type when compared with other leakage reductiontechniques.

4. ENERGY TYPELING OF SRAMARRAY ARCHITECTURE

A critical design term in Ultra Deep sub micro meter(UDSM) technology devices is power/energy consump-tion. To reduce the amount of energy consumed, supplyvoltage is reduced to its minimum. An SOC consists ofarrays of SRAM cells. Power consumed by an SRAM cellcan be confidential as switching command/dynamic energyand leakage control/static energy. Hence, to determine theenergy consumed by an SRAM, it is necessary to takeinto account its dimensions, switching energy and leakagepower. To calculate the energy consumed by an SRAMcell, it is necessary to eliminate the array accessories likedecoders, sense amplifiers, multiplexers, i/o circuitry etc.The energy consumed by an SRAM array can be

expressed asET = ES+EL (1)

where ET is the total energy consumed, ES is the switchingenergy or dynamic energy and EL is the leakage energy orstatic energy. To analyse each of these components sepa-rately, we get

ES = PREAD�CREADWL∗V 2DD+N ∗P0∗CREADBL∗V 2

DD�

+PWRITE

(CWRITEWL∗V 2

DD+N

M∗CWRITEBL∗V 2

DD

)

(2)

where PREAD is the probability of read occurrences,CREADWL is the capacitance associated with read word line,VDD is the supply voltage applied, PWRITE is the probabil-ity of write operation, CWRITEWL is the capacitance asso-ciated with write wordline, N is the number of bitlinesdischarged during read operation and CWRITEBL denotes thewrite bitline capacitance. The read wordlines are sharedand so multiple bitlines are discharged during read opera-tion. N/M determines the switching capacitance for write

J. Nanoelectron. Optoelectron., 12, 1–13, 2017 3


bitlines. P0 denotes the probability of reading a 0 bit andwhile reading a 1 bit no switching occurs. Hence the prob-ability of switching is high when reading a 0.The leakage energy, EL in an SRAM array is given by,

EL = VDD ∗ IL ∗Twhere, IL is the current used due to leakage and T is thetime period of computation.

EL = VDD∗K∗(ISNMOS∗e�VGS−VTHn�/�nVT�

+ISPMOS∗e�VGS−VTHp�/�nVT�

)∗�1−e−VDS/VT�∗T (3)

where K signifies the aggregate number of SRAM cellsin the exhibit, the ISNMOS and ISPMOS indicate the scalingparameters for NMOS and PMOS gadgets separately, VGSand VDS mean the door to source voltage and deplete tosource voltage individually. VT is the warm voltage andVTHn and VTHp indicate the limit voltage for NMOS andPMOS gadgets separately.

5. DESIGN OF FINFET BASEDSRAM CELL CIRCUIT

FINFET is a double gate device with self alignment forboth the gates and the fabrication technology is compati-ble with that of CMOS technology. FINFET based SRAMdesigns is more efficient in the design of memory archi-tectures for SOCs. The applied voltage, threshold voltageand fin height are adjusted to improve performance, sta-bility and reduce leakage current. It is to be noted thatincreasing the height of the fin reduces the supply voltage(VDD) but it creates issues pertaining to stability. FINFETbased SRAM cell offers better performance, higher stabil-ity, lower VDD, better scaling and reduced short channeleffects. FINFET operates in four Types, namely shortedgate Type, independent gate Type, low power Type andhybrid Type.Shorted Gate Type �SG�: Shorted gate Type operation isotherwise called tied entryway Type. In this method ofoperation, both the front door and back entryway areentwined and the gadget goes about as a regular CMOSSRAM with decreased short channel impacts. The out-line choice for SRAM is like that of the ordinary CMOSSRAM plan.Independent Gate Type �IG�: In independent gate Type,separate bias voltages are applied to both gates of the FIN-FET transistor and the threshold voltage can be adjustedaccordingly. The operation of FINFET SRAMs is similarto that of CMOS SRAM. The height of fin is minimumand the transistors used are also of minimum size. Asboth the gates are biased independently, the leakage reduc-tion and performance is significantly higher than the otherTypes of operation.

Low Power Type �LP�: In low power Type, a voltagesuperior than VDD is connected to the back door of thePMOS transistor and electrical energy lower than GND isconnected to the back entryway of a NMOS transistor.Half and Half Type: Hybrid Type is a mix of IG and LPType. Appropriate decision of gadget must be finished bythe creator as per the outline necessity. As independentgate Type tops among the four, it is used in the proposedSRAM design.

6. INDEPENDENT GATE TYPE FINFETSRAM CELL STRUCTURE

Leakage current is a critical factor in both CMOS and Fin-Fet based SRAM cell designs. Independent Gate Type 6TFINFET SRAM cell has been shown in Figure 3. A num-ber of nanometer range designs are subject to this issue.In a typical SRAM cell, a significant amount of leakagecurrent flows both through the cell and the access transis-tors. An efficient method to decrease the stream of spillagecurrent is to build the resistance of the way through whichthe spillage current streams. Some of the time, it winds upplainly hard to locate a solid resistance of a specific sort.In such cases, a Metal oxide semiconductor (MOS) tran-sistor can be made to go about as an efficient small signalresistor by shorting its gate and drain together. These tran-sistors are known as diode connected transistors. Thesetransistors operate only in saturation region when they areturned on and remains in off state for any minor currentflow. Both PMOS and NMOS transistors can be made toact as diode connected transistors. The diode connectedtransistor has been shown in Figure 4. In this design, weuse NMOS diode connected transistors to cut off leak-age current through the access transistors to its minimum.To minimize the leakage current through the cell standbyType, two sleep transistors are introduced, one above andthe other below the cell. When a sense high electricalenergy is apply to the sleep transistor, it turns off and

Fig. 3. Independent gate type 6T FINFET SRAM cell.



Fig. 4. Diode connected transistors.

Fig. 5. Independent gate type FINFET SRAM cell with diode con-nected transistors and sleep transistors.

offering a high resistance to block the flow of current into the cell. Hence the flow of leakage current throughthe cell is minimized. Similarly, a low voltage is appliedto the NMOS sleep transistor, which inturn turns off theNMOS transistor providing a strong resistance to minimizethe discharge of leakage current to ground. When thesetwo techniques are combined together, a steady drop inleakage current is obtained. The Independent Gate TypeFINFET SRAM cell with diode connected transistors andsleep transistors shown in Figure 5.

7. PROPOSED METHOD WITH 10-T SRAMWRITE DRIVER CIRCUIT ON FPGAROUTING DESIGN

The flow in Low power FPGA directing switch is dis-persed in both the utilized and the unused piece of the

Table I. Working of type-I in various regions.

Sleepy type Drowse type WorkingOne Unknown Actively (ON condition)Zero Zero Sleepy typeZero One Drowse type

FPGA. The transcendence of interconnect through andthrough influenced the specialists to concentrate on FPGAto control optimization. Here, we display two methodsType-1 and Type II based FPGA steering changes whichhelp to decrease control utilization of the steering switchhowever if there should be an occurrence of spillage con-trol, it is around square with. This Existing plan took a shotat three unique Types: dynamic or rapid Type, low powerType and rest Type. Where as in our proposed outline wepicked dynamic or fast Type, rest Type and sluggish Typeshown in Table I.As per the Table I in drowsy Type due to low volt-

age swing the power consumption which occurs at VDD1 ismore, which makes us to opt for Type-II design to opti-mize the power consumption of the FPGA routing switch.The transistor count in the Type-II (4-Transistors) is muchless than Type-I (7-Transistors) which helps to reduce thepower consumption of the design as well in order to over-come the drawback of low voltage swing which occurs indrowsy Type we are neglecting drowsy Type in Type-IIdesign as shown in the Figure 6.19–21 In Type-II duringactive Type, when sleep = 1 irrespective of drowsy state0 or 1, makes the transistor MN1 = ON which pass theweak signal ‘0’ as a gate input to MP2 transistor (MP2=ON). Due to this above condition the supply voltage VDD

is passed to logic circuitry and FIN FET SRAM via MP2and other transistors are in idle state since drowsy state is0 or 1. The supply voltage is analyzed at the node VDD1 asshown in the Figure 6. Hence the supply voltage (1.8 V)is occurred at the node VDD1 which helps to reduce thevoltage fluctuation.During Sleep Type, as observed from the Table II, the

node sleep = 0 and drowsy = 0. At this condition whendrowsy= 0, it makes the transistors MP1= ON.Further the node Sleep= 0 makes the transistor MP3=

ON and the source voltage supply for the MP3 is passthrough the drain of the MP1. The gate input to the MP2is acquired through the drain of the MP3 transistor anddue to strong signal ‘1’ which makes the MP2 transis-tor turns OFF, at this condition there is no voltage atVDD1 to the logic circuitry and FINFET SRAM. Hencethis said to be sleep Type condition. FINFET SRAMwith compose driver hardware empowers the charging andreleasing of the bit line. Compose driver is used for theassessment of the bit lines before read operations arecompleted.In 10T SRAM FINFET circuit one can guarantee that

both the bit lines are charged to similar voltages previously



vdd vdd

vdd

gnd

vdd

gnd

vdd

gnd

vdd

gnd

gnd

MUX3

SRAM

SRAM

SRAM

Drowsy

Sleep

VDD1

Out

W13

b13

w12

b12

w11

b11

i1

i2

i3

MP1 MP2

MP3

MP4 MP5

MN1

MN2 MN3

Fig. 6. Representation of type-II based FPGA routing switch plan.

perusing. In this area we might handle the issue ofdiminishing force utilization of compose driver hardware,to be specific, the word line drivers and word line hard-ware. The peruser ought to perceive that the composedriver, while being expansive, on account of the require-ment for driving long, vigorously stacked word lines, addsto the general energy to a little degree, since at most one ofthe drivers is actuated at once rather than control lesseningmethods depicted beforehand, which endeavor to decreasevoltage, compose circuits regularly have Supply voltagescontrolled by different variables. At the end of the day, theword line voltages utilized is dictated by the center, whilethe decoders work at Supply voltages required by encom-passing rationale. Word line drivers are generally basicsupports intended to fit in the column pitch of a memorycell little open door for control streamlining is accessiblein these circuits. When in doubt, we would slant towardpush meaning be as snappy as could be normal the sit-uation being what it is, since it clearly impacts get the

Table II. Working of type-II in various regions.

Sleep Drowsy FunctionOne Unknown Actively (ON condition)Zero Zero Sleepy type

chance to time for a FINFET SRAM. The different stridesassociated with composing, perusing and hold operationsin the new circuit are proposed. In both the regular 6TFINFET SRAM and the proposed 10T FINFET SRAMwith compose driver, the information which must be com-posed is first acquired with its supplement utilizing tworeversing cradles. The information and its supplement isconnected to BL circuits which independently deliver, sup-plemented yields just when compose empower flag “WL”is dynamic. This guarantees by empowering the composeType, where the date goes to bit lines. The signs got fromthe altering cradle circuits are spoken to by PMOSFET(MP5) deplete.Amid compose operation through the vitality recu-

peration driver, the information “BL” go to the bitlines is like the regular technique. In the event that ifinput flag “BL” is low, the capacitance of the bit linecharges to the pinnacle voltage through diode P-sortMetal oxide semiconductor field impact transistor (PMOS-FET) (MP5). However the most extreme voltage of thebit lines is restricted by the drop over the PMOSFET(MP5) switch. On the off chance that the informationflag BL is high, the bit line capacitance N-sort Metaloxide semiconductor field impact transistor NMOSFET(MN6) releases to the assessment through NMOSFET(MN6). The complimentary move makes put in the other



vdd vdd

vdd

gnd

vdd

gnd

vdd

gnd

MUX3

SRAM

SRAM

SRAM

Drowsy

VDD1

Out

i1

i2

i3

vdd

gnd

gnd

MP1

MP2

MP3

MP4 MP5

MN1 MN2

out

Sleepb

MN3

BL1

BL2

BL3

WL1

WL2

WL3

C1

C2

C3

Fig. 7. Representation of 10T FINFET SRAM with write driver circuit on type-II.

piece line ‘BL b.’ The information on the bit lines arepassed to the FINFET SRAM by the entrance transis-tors. A large portion of the vitality from the bit line con-nected to the capacity hub which undergoes ‘1’ to “0”change gets once again into the assessment through theWrite recuperation driver (MP4, MP5, MN5, MN6) andinverters.

Compose operation implies store information into thehub (association between two cross coupled inverters MP2,MP3, MN2 and MN3) of FINFET SRAM cell. So as tostore rationale “1” to the phone, BL is charged to VDD andBLB is charged to ground and tight clamp verse for puttingaway rationale “0”. At that point the word line voltageis changed to VDD to turn “on” the NMOS (MN4) get totransistors. At the point when the entrance transistors areturned on, the estimations of the bitlines are built into Band BLB.

Amid read operation implies information read fromthe FINFET SRAM cell. To peruse from the cell thebitlines are charged to ground rather than VDD and thewordline voltage is set to VDD to turn on the NMOS(MN4) get to transistors. The hub (association betweentwo cross coupled inverters MP2, MP3, MN2 and MN3)

with rationale “1” put away will pull the voltage on thecomparing bitline up to a high (not VDD due to the voltagedrop over the NMOS-MN6 get to transistor) voltage level.The other bitline is pulled to ground. On the off chancethat the phone was putting away rationale “0” the voltagelevel of BL will be lower than BLB will yield rationale“0”. On the off chance that the phone was putting awayrationale “1” at that point the voltage level of BL will behigher than BLB then the sense speaker will yield rationale“1” (FarshadMoradi et al. 2011).Thus the proposed 10T Write driver FINFET SRAM

Type-II based FPGA steering switch cell structure out-flanks amid compose operation which makes the staticpower much diminished than the 10T FINFET SRAMType-II FPGA directing switch and the coordination of10T Write driver FINFET SRAM Type-II based FPGAsteering switch is appeared in the Figure 7.

8. SIMULATION REPORTSThe simulation of 6T FinFet SRAM cell with executionof the projected work is finished in HSpice toolin 45 nm



Fig. 8. Read and write waveforms of independent gate SRAM with the proposed technique.

expertise. The Typelling parameters of FINFET at 45 nmare as follows:

Parameter Value

Length of the channel 45 nmThickness of oxide 1.5 nmSi thickness 8.4 nmNMOS voltage level of front gate 0.33 VNMOS voltage level of front back gate 0.33 VPMOS voltage level of front gate −0.23 VThreshold voltage of PMOS front gate −0.23 VChannel doping 2e16 cm−3

It is known that the outputs of the SRAM cell out1 andout2 are complement to each other. The read and writewaveforms of the projected SRAM cell is as made knownin Figure 8. The waveforms show significant stability dur-ing standby Type. In the proposed technique a Indepen-dent Gate Type of FinFet was used because the averagepower consumption of various Types of FinFet and BulkMosfet are simulated using SPICE Tool it will ensuresthe independent Gate Type is effective method in termsof reduced power consumption, read and write stability.The average power consumption of independent Gate TypeFinFet and Bulk Mosfets are shown in Table III. Theconventional 6T independent gate Type FINFET SRAMcell is simulated and its leakage power and leakage cur-rent is found as 28.64 nW and 135.24 pA. To reduce theleakage current further, simulations are done by imple-menting the proposed technique in the 6T SRAM cell in

Table III. Simulation results of various types of FinFet at 45 nmtechnology.

Average powerSl. no Technology (nm) Methodology (watts)

1 45 Bulk MOSFET 2.47E–072 45 FinFet SG type 3.46E–063 45 FinFet LP type 2.29E–064 45 FinFet IG type 4.58E–07

independent Type. The leakage power and leakage currentreduces to 7.19 nW and 46.9 pA respectively as shown inthe Figure 9. Table IV shows the parameters like a leakagecurrent in subthreshold regime, leakage power, and powerconsumption using independent-gate SRAM FinFet withdiode connected transistor and sleep transistor. Figure 10shows the leakage power and leakage current for transientanalysis done with the proposed technique applied in Inde-pendent gate Type operation of FinFet for 0 to 50 ns.Figure 11 shows the power consumption of the con-

ventional 6T FinFet SRAM cell in independent gate Typeoperation with out any leakage reduction techniques andthe FinFet SRAMs by applying the proposed techniquein shorted gate, low power and independent gate Type ofoperation. It is found that independent gate Type consumesthe lowest power. Figure 11 shows the difference in powerconsumption between the conventional 6T SRAM in IGType and SRAM with the proposed technique in IG Typeof operation. It is clearly T evident that the proposed tech-nique consumes significantly lesser amount of power thanthe conventional 6T SRAM in IG Type. When comparingarea, the proposed technique has a slight area overheadwhen compared with the conventional 6T SRAM.Further for the implementation of The conventional 6T

and 10T Fin Fet SRAM cell structures are actualizedin standard 45 nm CMOS innovation.22�23 Both the cellshave the indistinguishable information line drivers. Yet,if there should be an occurrence of 10-T Fin Fet SRAMcell the compose Type is controlled by compose hard-ware which lessens the exchanging action of the tran-sistor. Mimicked Read/Write Type of operations and theproposed strategy execution of the cell is assessed. Sinceat most one of the drivers is enacted at once insteadof energy lessening systems portrayed beforehand, whichendeavor to diminish voltage. Compose circuits frequentlyhave Supply voltages controlled by different variables. Atthe end of the day, the word line voltages utilized is con-trolled by the center, while the compose driver worksat supply Voltages required by encompassing rationale.The 6T Fin Fet SRAM based Type-II plan static power



Fig. 9. Leakage current and leakage power consumption of the proposed technique.

scattering is substantially higher than the new outline.The proposed configuration compose static power dis-semination is diminished up to by bringing down theexchanging 10% action and in addition circuit way defer-ral of the transistor when contrasted with existing 6-TFin Fet SRAM based Type-II FPGA Routing switches. Asappeared in the Figure 12.

As the compose hardware decreases the undesirable theexchanging movement of the transistors and also circuitway delay in 10T SRAM based Sort II plan with composedriver makes the proposed strategy has a processable powerdiminishment in the SRAM cell structure. This guaranteesthe power dispersal is never again a bottleneck plan amidcompose operation. As appeared in the Figures 13 and 14On the BL side, the draw up transistor bit line toward VDD,a coherent 1. On the off chance that the substance of thememory was a 0, the inverse would happen and BL wouldbe pulled toward 1 and BL toward 0. At that point these BLand BL will have a little distinction of delta amongst themand after that these lines achieve a sense speaker, whichwill detect the higher voltage line and in this way will tellwhether there was 1 put away or 0. BL input-drivers areintended to diminish the exchanging exercises of the pastcondition of the cross-coupled inverters and recreation of

Table IV. Leakage current, leakage power and average power consump-tion of various techniques.

Leakage Leakage Average powerSl. current power consumptionno Technique (pA) (nW) (nW)

1 IG FinFet 135 28�64 652 IG FinFet with HT

NMOS stacking72 24�50 42�6

3 IG FinFet with HTNMOS sleep transistor

71 18�20 38�50

4 IG FinFet with diodeconnected transistorand sleep transistor

46.9 7�19 35�62

the last coordination is appeared in Figure 15 and the staticpower is diminished by lessening the exchanging move-ment of the transistors, which thusly decreases the entry-way tally. The compose driver plays out an informationWL and BL on a cell that at first contains a ‘0’, yieldswere gotten for ordinary working conditions, read cycle isbegun by pre-charging both the bit lines to a sensible 1,at that point stating the word line WL, empowering boththe entrance transistors. The second step happens whenthe qualities put away in Balance Fet SRAM exchanged to

0

20000

40000

60000

80000

100000

Power Consumption

PowerConsumption

Fig. 10. Power consumption of conventional bulk CMOS SRAM FIN-FET SRAMs with the proposed technique in various types.

0

20

40

60

IG 6T SRAM IGproposed

SRAM

Power Consumption VsArea

powerconsumption(nW)

Area

Fig. 11. Power consumption of IG 6T SRAM and IG SRAM with theproposed technique versus area.



Fig. 12. 6T SRAM cell results with type-II operation.

the bit lines by leaving BL at its pre-charged esteem andreleasing BLB. The power utilization is 640 mW, staticpower dispersal is 0.18 mW, static ebb and flow is 0.1001,PDP is 1.0809 and EDP is 6.48 zW/s As watched shape theTable V the power utilization in 10T compose driver SortII based FPGA directing switch is because of higher tran-sistors check. The 15 transistors expanded in memory bankof the proposed strategy when contrast with Sort operationII with 10T Balance Fet SRAM. The abatement in static

Fig. 13. Model outcome of type-II operation on FPGA routing structure with 10T Fin Fet SRAM cell with.

power dispersal of the proposed strategy by diminishingthe exchanging action of the cross couple inverters in viewof information inputs (BL). Advance this declines the cir-cuit way postpone which thus diminishes the PDP andVitality defer product (EDP) of the proposed technique.

8.1. Cell SpillageAmid the standby Sort of the transistor, static spillagecurrent is the essential parameter for SRAM cell of the



Fig. 14. Model outcome for write driver type II operation of 10T Fin Fet SRAM cell.

Fig. 15. Outcome of 10T Fin Fet SRAM cell with write driver type II operation—simulation results.

directing switch design of FPGA. Despite the fact that theproposed 10T based Sort II outline with compose driverhas extra transistor tally, our oath line assessment voltageof 1.8 V shows less spillage momentum of the SRAMcell i.e., 10% lessening. Moreover, the draw down transis-tors are less critical than those in the current SRAM cell,demonstrates less spillage current.

In PDP, if D speaks to defer and P speaks to controlutilization of the circuit, at that point the metric can becommunicated as PDP (vitality)= Power �P�×Delay D).The EDP (Vitality Postpone Item) can be assessed by

Table V. Summing up of results of conventional and proposed structure.

Type operation II Type operation II Type operation IIwith 6T Fin Fet with 10T Fin Fet write driver 10T

Parameter SRAM SRAM Fin Fet SRAM

Power 1.41 mW 14.96 mW 610 mWconsumption

Static power 0.20 mW 0.17 mW 0.14 mWdissipation

Static current 0.116 mA 0.105 mA 0.108 mAPDP 1.66 pW/s 130 pW/s 1.0809 pW/sEDP 4.646 zW/s 855 zW/s 5.48 zW/s



0

1

2

3

4

5

Type operation II-6T SRAM

Type operation II-10T SRAM

Type operation II Write driver-10T SRAM

Fig. 16. Proportional study of optimized parameters.

increasing Vitality with normal D. On the off chance thatpower is higher need then both EDP and PDP frame-works may not give better arrangements. The power vari-eties of the SRAM are considered in detail as appeared inFigure 16.A novel 10T FinFet SRAM based Sort II with compose

driver hardware is proposed and broke down. The readand compose operations of the FinFet SRAM cell struc-ture have control scattering misfortune amid the composecycle, which is controlled by composing driver hardware.As a result, static power dispersal is diminished 10% thanthat of the 6T Balance Fet SRAM and 10T FinFet SRAMbased Sort II outline FPGA directing plan. In examination,it is closed the new outline a reasonable decision for lowpower steering switch in top of the line FPGA’s.

9. CONCLUSIONSRAMs involve >70% of the region in a run of themill SOC. Subsequently its energy utilization and spillagepower ought to be limited to the most extreme inorderto enhance its execution. From the above outcomes, it isobviously clear that the proposed strategy devours around95% lesser measure of energy utilization with much less-ening in spillage control utilization. The proposed strategyis much reasonable for memory structures and implantedframework outlines. Various spillage lessening procedureshave been referred to in the writing with its own benefitsand bad marks. The proposed procedure with its leeway ofdiminished power utilization has a blemish of slight incre-ment in region which ought to be taken in thought whileplanning. In examination of 10T FinFet SRAM based SortII outline FPGA steering design, it is closed the new planan appropriate decision for low power directing switch intop of the line FPGA’s.

References and Notes1. B. Wang, J. Zhoa, and T. T. H. Kim, Microelectron. J. 46, 265

(2015).2. M. Geetha Priya, K. Baskaran, and D. Krishnaveni, Procedia

Engineering 30, 1163 (2012).3. J. Xue, T. Li, Z. Yu, and Y. Deng, Integration, the VLSI Journal

43, 353 (2010).4. Masoud Rostami and Kartik Mohanram, IEEE Transactions on

Computer-Aided Design of Integrated Circuits and Systems30, 331 (2011).

5. N.EkekweandR.E.Cummings,Microelectron.J.37,851 (2006).6. P. F. Butzen, J. L. S. da Rosa, E. J. D. C. Filho, and A. I. Reis,

Microelectron. J. 41, 247 (2010).7. Priya Gupta, Anu Gupta, and Abhijit Asati, International Jour-

nal of Reconfigurable Computing 2015, Article ID 749816(2015).

8. Ramesh Vaddi, S. Dasgupta, and R. P. Agarwal, VLSI Design2009, Article ID 283702 (2009).

9. V. Sharma, F. Catthoor, and W. Dehaene, SRAM Cell Bit Opti-mization (2013), Vol. XII, p. 172, ISBN: 978-1-4614-4038-3,www.springer.com.

10. S. Lin, Y.-B. Kim, and F. Lombardi, Integration, the VLSI Jour-nal 43, 176 (2010).

11. Shyam Akashe and Sanjay Sharma, Wireless PersCommun.Journal 71, 123 (2012).

12. Vandna Sikarwar, Saurabh Khandelwal, and Shyam Akashe,Chinese Journal of Engineering 2013, Article ID 738358(2013).

13. Vijay Kumar Sharma, Manisha Pattanaik, and Balwainder Raj,Microelectronics Reliability 54, 90 (2014).

14. K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray,N. Vallepalli, Y. Wang, B. Zheng, and M. Bohr, SRAM designon 65 nm CMOS technology with integrated leakage reductionscheme, IEEE Symp. VLSI Circuits Dig. (2004), pp. 294–295.

15. F. Hamzaoglu, K. Zhang, Y. Wang, H. J. Ann, U. Bhattacharya,Z. Chen, Y. Ng, A. Pavlov, K. Smits, and Bohr, A 153 MB-SRAM design with dynamic stability enhancement and leak-age reduction in 45 nm high-k metal-gate CMOS technology,IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2008),pp. 376–621.

16. Y. Takeyama, H. Otake, O. Hirabayashi, K. Kushida, andOtsuka, A low leakage SRAM macro with replica cell



biasing scheme, IEEE Symp. VLSI Circuits Dig. (2005),pp. 166–167.

17. J. Wang and B. H. Calhouns, Canary replica feedback for near-DRV standby VDD scaling in a 90 nm SRAM, Proc. IEEE Cus-tom Integrated Circuits Conf. (2007), pp. 29–32.

18. A. Singhee and Rutenbar, Statistical blockade: A novel methodfor very fast montecarlo simulation of rare circuit events, andits application (2007).

19. X. Tang, P. E. Gaillardon, and De Micheli, A study on bufferdistribution for RRAM-based FPGA routing structures circuitsand systems (LASCAS), 2015 IEEE 6th Latin American Sym-posium (2014), pp. 1–4.

20. R. Kanj, R. Joshi, and Nassif, Mixture importance samplingand its application to the analysis of SRAM designs in the

presence of rare failure events, Design Automation Conf.,ACM, San Francisco, CA (2006), pp. 69–72.

21. L. Dolecek, M. Qazi, D. Shah, and Chandrakasan, Breakingthe simulation barrier: SRAM evaluation through norm mini-mization, IEEE/ACM Int. Conf. Computer-Aided Design (2008),pp. 322–329.

22. M. Qazi, M. Tikekar, L. Dolecek, D. Shah, and Chandrakasan,Loop flattening and spherical sampling: Highly efficienttypel reduction techniques for SRAM yield analysis,Design Automation and Test in Europe, March (2010),pp. 801–806.

23. K. J. Antreich and Graeb, Circuit optimization drive by worst-case distances, IEEE/ACM Int. Conf. Computer-Aided Design(2008), pp. 166–169.


novel 10-t write driver sram design using 45 nm cmos...

Documents