modlesim altera functional and timing simulation - welcome — ttu cae...

Upload: phungkhuong

Post on 21-Jul-2018

218 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

Page 2: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

Assignments\settings, then select ModelSim Altera

Page 3: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

Click Test Benches, then New

Page 4: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

Select Top.vhd in File name. Also make Test bench name and Top level module to ‘Top’. Click the check

box Use test bench to perform VHDL timing simulation, and put UUT as the Design instance name in test

bench. Put 100 ns in the End simulation. Then click Add.

Page 5: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

Page 6: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

Now you can run ModelSim Altera from Quartus II.

Page 7: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

If it failed, make sure that the path for Modelsim is assigned in Tools\Options as:

Page 8: ModleSim Altera Functional and Timing Simulation - Welcome — TTU CAE …oelkeelany/4110F12/ModleSim... · 2015-06-26 · Microsoft Word - ModleSim Altera Functional and Timing Simulation.docx

You may also need to start the menu command:

Processing>Start>Start EDA Netlist Writer

Now you are ready to run RTL functional simulation via the menu command:

Tools>Run EDA Simulation Tool>EDA RTL Simulation

Or Gate level Timing Simulation via the menu command:

Tools>Run EDA Simulation Tool>EDA GateLevel Simulation …

Lab 1: Combinational Logic Design and Timing in Altera ...arch.eece.maine.edu/ece473/images/archive/5/57/20130904140033!Lab_1.pdfCombinational Logic Design and Timing Name: _____ Time

EPICS on Altera NIOS2 FPGA Softcore - aps.anl. · PDF fileRequirements for EPICS IOCs, LANSCE RF system upgrade ›Must be deterministically synchronized with the timing system Binding

System Console User Guide - PLDWorld.comebook.pldworld.com/_semiconductors/altera/one_click... · 2009-03-05 · Altera, The Programmable Solutions Company, the stylized Altera logo,

Analyzing Timing of Memory IP 11 - Altera · Analyzing Timing of Memory IP 11 ... The performance of an FPGA interface to an ... Timing margins for this path are reported by the TimeQuest

tutorial satellite orbit around’theearth Word - Scilab Orbite Simulation.docx Created Date 3/16/2016 11:16:57 AM

AN 411: Understanding PLL Timing for Stratix II Devices (PDF) - Altera

Max10fpga Altera

Timing Analyzer Quick-Start Tutorial - Altera Analyzer Quick-Start Tutorial ( Intel® Quartus ® Prime Pro Edition) This tutorial demonstrates how to specify timing constraints and

Altera Revista

AN 580: Achieving Timing Closure in Basic (PMA Direct ... · July 2015 Altera Corporation Achieving Timing Closure in Basic (PMA Direct) Functional Mode For example, if you added

ALTERA Cyclone

Altera Presentation

Tutorial 2 — Implementing Circuits in Altera Deviceszvonko/AppendixC_quartus.pdfof the modules in Figure B.16: Synthesis, Fitter, Assembler, and Timing Analyzer. As we saw in Tutorial

Best Practices for the Quartus II TimeQuest Timing ... · Chapter 7: Best Practices for the Quartus II TimeQuest Timing Analyzer 7–5 Creating I/O Requirements December 2010 Altera

ALTERA - spo.ifsp.edu.br

Altera SDK for OpenCL Programming Guidebigdat.nmsu.edu/opencl/aocl_programming_guide.pdf · Altera Offline Compiler Kernel Compilation Flows The Altera Offline Compiler can create

Understanding PLL Timing for Stratix II Devices · 6 Altera Corporation Preliminary Understanding PLL Timing for Stratix II Devices PLL Usage The PLL Usage section reports the values

Altera up1

Altera Device Package Information Data Sheet2–4 Altera Corporation Altera Device Package Information Data Sheet Note: (1) For thermal resistance values, contact Altera Applications

Understanding PLL Timing for Stratix II Devices · Altera Corporation 1 AN-411-1.0 Preliminary Application Note 411 Understanding PLL Timing for Stratix II Devices Introduction Stratix®

VARIOUS WAYS OF TIMING NORMAL TIMING - BLOCK. NORMAL TIMING - STAGGERED. DAISY CHAIN - STAGGERED. REVERSE TIMING - BLOCK. REVERSE TIMING - STAGGERED

Altera DE2

Source-Synchronous Timing with TimeQuest€¦ · Source-Synchronous Timing with TimeQuest . Wiki Release 1.2 October 6th, 2011 By: Ryan Scoville . Introduction: Although Altera has

Altera Lpm

Neuron, Volume 61 Supplemental Data Timing, timing, timing

DDR Timing Wizard User Guide - intel.com · Altera Corporation 1–3 November 2007 DDR Timing Wizard User Guide About the DDR Timing Wizard 1 The new ALTMEMPHY megafunction , introduced

Altera Tutorial

Altera Time

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Altera Ravista

AJ simulation.docx

Airport Simulation.docx