metal-oxide semiconductor mos device fundamentals · mos-slides-akm 1 mos-slides-akm 1 mos device...
TRANSCRIPT
MOS-SLIDES-AKM 1
MOS-SLIDES-AKM 1
MOS DEVICE FUNDAMENTALS
Professor A. K. MajumdarComputer Science and Engineering
Department Indian Institute of Technology, Kharagpur
MOS-SLIDES-AKM 2
Metal-Oxide Semiconductor (MOS) Field Effect Transistors
NMOS enhancement mode transistor
MOS-SLIDES-AKM 3
Induced Channel in NMOS Transistor
Enhancement mode NMOS transistor with VGS>0 showing induced channel
MOS-SLIDES-AKM 4
Current – Voltage characteristics of NMOS transistors
MOS-SLIDES-AKM 5
NMOS Transistor Analysis
• Induced Channel Charge / Unit AreaQ(x) = - COX [ VGS – V(x) – Vth]
Where COX = εOX/ tOX capacitance per unit area due to gate oxide
Drain current IDS = vn(x) Q(x)Wvn(x) = drift velocity of electron
MOS-SLIDES-AKM 6
NMOS Transistor Analysis Contd
• vn(x) = - μn E(x) = μn dV/dx• μn = Mobility of electrons• Hence IDS = - μn Q(x)W dV/dx• Substituting for Q(x),• IDS dx = μn COX W[VGS– V(x) – Vth] dV
Integrating• IDS= μn COX W/L[(VGS - Vth ) - VDS /2 ] VDS• IDS = ηn [(VGS - Vth ) - VDS /2 ] VDS
MOS-SLIDES-AKM 2
MOS-SLIDES-AKM 7
NMOS Transistor Analysis in Linear Region
• kn =μn COX = μn εOX/ tOX is called process transconductance parameter
• ηn = kn(W/L) is called gain factor• For small VDS , VDS
2 /2 can be ignored and IDS depends linearly on VDS
• Rlinear = 1/ (ηn (VGS - Vth))
MOS-SLIDES-AKM 8
NMOS Transistor Analysis in Linear Region
• Transconductance of NMOS transistor• gm = (dIDS/ dVGS)│ VDS = constant
In linear regiongm = ηn VDS
MOS-SLIDES-AKM 9
NMOS Transistor Analysis Saturation Region
• VDS ≥ VGS – Vth• Channel is pinched off• Assuming voltage difference over induced
channel from source to pinch off point fixed at VGS – Vth
• IDS = ηn /2 (VGS – Vth)2
• In saturation region, MOS transistor acts as a constant current source.
• Transconductance in saturation region• gm = ηn (VGS – Vth)
MOS-SLIDES-AKM 10
Current – Voltage Relationship of NMOS Transistor
• The drain-to-source current-voltage dependence for a NMOS transistor is given by the following equations
• IDS = 0 for VDS < Vth (off)
• IDS = ηn/2.(VGS – Vth)2 for 0 < VDS – Vth < VDS (saturation)
• IDS = ηn(VGS – Vth – VDS/2)VDS for VGS > Vth and VGS – Vth≥ VDS (linear)
ηn = (μnεox/tox).W/L
where μn is the mobility of electron, εox is the permittivity of the oxide material, and tox is the thickness of the oxide.
MOS-SLIDES-AKM 11
Channel Length Modulation
• In saturation region, the transistor does not operate as a perfect current source, i.e. IDS is not independent of VDS
• As VDS is increased beyond (VGS– Vth) effective channel length decreases.
• Since IDS α 1/L, reduction in effective channel length increases IDS
• More accurate representation• IDS = ηn/2.(Vgs – Vth)2 ( 1 + λVDS)
MOS-SLIDES-AKM 12
Current – Voltage Relationship of PMOS Transistor
• Cut off VGS > VthIDS = 0
• Linear Region: VGS ≤ Vth and VDS > VGS – VthIDS = ηp(VGS – Vth – VDS/2)VDS
• Saturation region VGS ≤ Vth, and VDS < VGS–VthIDS = ηp/2.(VGS–Vth)2
where the gain factorηp = (μpεox/tox).W/L and μp is mobility of holes
MOS-SLIDES-AKM 3
MOS-SLIDES-AKM 13
Lateral diffusion of source and drain regions
Lateral diffusion = Ld
Effective channel length Leff = L -2 Ld
MOS-SLIDES-AKM 14
MOSFET Capacitances
MOS-SLIDES-AKM 15
MOS transistor gate capacitances for three operating regions
Capacitance Cutoff Linear Saturation CGB CoxW Leff 0 0 CGS Cox W Ld CoxW Ld + ½ CoxW Leff CoxW Ld + 2/3 CoxW Leff CGD Cox W Ld CoxW Ld + ½ CoxW Leff CoxW Ld
MOS-SLIDES-AKM 16
NMOS Inverter
MOS-SLIDES-AKM 17
Pull Up and Pull Down transistors
• The depletion mode transistor is a pull up device. It is always on (Vgs = 0)
• The enhancement mode transistor is the pull down device.
• With no current drawn from output, current in both pull up and pull down transistors must be same.
MOS-SLIDES-AKM 18
Current Voltage Characteristics of NMOS Inverter
MOS-SLIDES-AKM 4
MOS-SLIDES-AKM 19
NMOS Inverter• The points of intersection of the pull up (for Vgs =0 )
and pull down curves give points on the transfer characteristics for the inverter
• As Vin exceeds VTpd (pull down transistor threshold) current will flow and Vout falls. Further increase in Vinwill cause pull down transistor to be out of saturation and will behave as resistor
• Pull up device is initially resistive when pull down is turned on
• The point at which Vin = Vout is called Vinv• Vinv can be shifted by variation of ratios of pull up and
down resistances – determined by the length to width ratio of the transistor.
MOS-SLIDES-AKM 20
NMOS Inverter
• With NMOS Depletion Mode transistor• High Dissipation: When VIN is high current
flows through both the devices.• Output switching: occurs when Vin
exceeds Vthpd• During fall 1→ 0 transition, pull up offers
lower resistance to charge capacitive load.• Degrades 0 value : Low output value is
determined by pull down resistance.
MOS-SLIDES-AKM 21
CMOS INVERTER
MOS-SLIDES-AKM 22
CMOS Inverter
Polysilicon
In Out
VDD
GND
PMOS 2λ
Metal 1
NMOS
OutIn
VDD
PMOS
NMOS
Contacts
N Well
MOS-SLIDES-AKM 23
CMOS Fabrication
MOS-SLIDES-AKM 24
CMOS Fabrication
MOS-SLIDES-AKM 5
MOS-SLIDES-AKM 25
Current Voltage Characteristics
MOS-SLIDES-AKM 26
CMOS INVERTER –VOLTAGE TRANSFER CHARACTERISTICS
MOS-SLIDES-AKM 27
CMOS INVERTER - CONTD
• Region R1: 0 < Vin < Vthn, NMOS transistor is off, PMOS device operates in the linear region.
• Region R2: Vthn< Vin< VDD - |Vthp| and Vin + |Vthp| < Vout≤ VDD, NMOS transistor in saturation, and PMOS transistor still in the linear region.
• Region R3: Vthn<Vin<VDD - |Vthp| and Vin - Vthn ≤ Vout ≤ Vin + |Vthp|, both the transistors are in saturation.
• Region R4: Vthn < Vin< VDD – |Vthp| and Vout < Vin - Vthn, NMOS transistor is in the linear region and PMOS remains in saturation.
• Region R5: VDD – |Vthp| < Vin < VDD, PMOS transistor in cut-off, NMOS in the linear region.
MOS-SLIDES-AKM 28
CMOS Inverter Characteristics
MOS-SLIDES-AKM 29
Static Analysis of CMOS Inverter
Current – Voltage Relationship of NMOS transistor : VGSn = Vin , VDSn = Vout
ηn = (μn ε/tox) (W/L)n
Cut-off (Vin ≤ Vthn) : IDS = 0
Linear (Vin – Vthn ≥ Vout) : IDS = ηn(VGSn – Vthn – VDSn/2)VDSn
Saturation ( Vthn ≤ Vin, Vout > Vin – Vthn): IDS = ηn/2(VGSn – Vthn)2
MOS-SLIDES-AKM 30
Current – Voltage Relationship of PMOS transistor
Cut-off (Vin > VDD - |Vthp|) : IDS = 0
Linear (Vin ≤ VDD - |Vthp|) and (Vout >Vin +|Vthn|) : IDS = ηn(VGSp – |Vthp| –VDSp/2)VDSp
Saturation (Vin ≤ VDD - |Vthp|) and (Vout ≤ Vin +|Vthp|):IDS = ηp/2(VGSn – |Vthp|)2
VGSp = - (VDD – Vin), VDSp = - (VDD – Vout)ηp = (μp ε/tox) (W/L)n
MOS-SLIDES-AKM 6
MOS-SLIDES-AKM 31
Static Analysis of CMOS Inverter-Contd
• VOH = VDD
• VOL = 0 • Vinv = [ Vthn + (1/√β)(VDD + Vthp)] / (1 + 1/√β) • β = ηn/ηp
=[μn(εox/tox)n (W/L)n ]/ [μp(εox/tox)p(W/L)p] • for β = 1, • (W/L)n / (W/L)p = μp/μn ≈ 1/2.5• (W/L)p ≈ 2.5 (W/L)n
MOS-SLIDES-AKM 32
Static Analysis of CMOS Inverter-Contd
• VIL = (2Vout + Vthp – VDD + βVthn) / (1 + β) • β = 1, and Vthn = │Vthp│ • VIL = 1/8 (3VDD +2 Vthn) • VIH = [VDD + Vthp + β(2 Vout + Vthn)] / (1 + β) • with β = 1, and Vthn = │Vthp│, • VIH = (5VDD – 2Vthn) /8
MOS-SLIDES-AKM 33
NOISE MARGINS
• NML = VIL – VOL = VIL
• NMH = VOH – VIH = VDD – VIH
MOS-SLIDES-AKM 34
Switching Characteristics of a CMOS Inverter
Parasitic capacitances in a cascaded CMOS inverter
MOS-SLIDES-AKM 35
Switch model of a static CMOS inverter
MOS-SLIDES-AKM 36
Propagation delay times and rise and fall times of an inverter
MOS-SLIDES-AKM 7
MOS-SLIDES-AKM 37
CMOS inverter equivalent circuit during high-to-low and low-to-high output transitions
MOS-SLIDES-AKM 38
Propagation Delay Estimation• High to Low Transition• τpHL = τpHL1 + τpHL2
• τpHL1 = the period during which Vout drops from VDD to VDD – Vthn.
• τpHL1 = 2 CLVthn / ηn (VDD – Vthn)2
• τpHL2 = the period during which Vout drops from VDD – Vthn to VDD /2.
• τpHL2 = ⎥⎦
⎤⎢⎣
⎡⎟⎟⎠
⎞⎜⎜⎝
⎛−
− DD
thn
thnDDn
L
VV
VVC 43ln
)(η
MOS-SLIDES-AKM 39
Propagation Delay Estimation –Contd.
• Low to High Transition
• τpLH =
• For τpHL = τpLH , (W/L)p ≈ 2.5 (W/L)n
⎥⎥⎦
⎤
⎢⎢⎣
⎡⎟⎟⎠
⎞⎜⎜⎝
⎛−+
−− DD
thp
thpDD
thp
thpDDp
L
VV
VVV
VVC ||4
3ln|)|(
||2|)|(η
MOS-SLIDES-AKM 40
Typical input - output and load capacitor current waveforms in a
CMOS inverter
MOS-SLIDES-AKM 41
Power Dissipation in CMOS Inverter
• Dynamic Power Consumption
• Short Circuit Currents
• Leakage
Charging and Discharging Capacitors
Short Circuit Path between Supply Rails during Switching
Leaking diodes and transistors
MOS-SLIDES-AKM 42
Dynamic Power Consumption
E-charge = CL VDD2
E-discharge = ½ CL VDD2
Average Power dissipation
PAvg= 1/T CL VDD2 = CL VDD
2 f
MOS-SLIDES-AKM 8
MOS-SLIDES-AKM 43
Switching Power Dissipation in CMOS Inverter
• fmax = 1/2τp• Power Delay Product, • PDP = Pavg τp• For f = fmax, PDP = CL VDD
2 fmax τp= ½ CL VDD
2
Note: average switching power dissipation of a CMOS inverter is independent of transistor sizes and characteristics provided there is full voltage swing
Analysis is valid when output node of the gate undergoes one transition (0 to VDD) in a clock cycle.
MOS-SLIDES-AKM 44
Switching Power Dissipation - Contd
• When node transition rate is slower than clock rate
• PAvg = CL VDD2 f
• where is the node transition factor (effective number of power consuming transition per cycle)
• Energy Delay Product EDP = PDP τp = ½ CL VDD
2 τp
Tα
Tα
MOS-SLIDES-AKM 45
Short Circuit Current in CMOS InverterShort Circuit Current in CMOS Inverter
MOS-SLIDES-AKM 46
Short Circuit Current
• Short circuit current is large if output load capacitance is low and input rise/fall time is large.
• To reduce short circuit power dissipationinput/output rise and fall times should be of same order =
PAvg(short-circuit) = 1/12[k f (VDD- Vthn -|Vthp|)3]τ
τ
MOS-SLIDES-AKM 47
Sub Threshold LeakageSub Threshold Leakage
MOS-SLIDES-AKM 48
ReverseReverse--Biased Diode LeakageBiased Diode Leakage
Np+ p+
Reverse Leakage Current
+
-Vdd
GATE
IDL = JS × A
Reverse saturation current Density JS = 10-100 pA/μm2 at 25 deg C for 0.25μm CMOS, JS doubles for every 9 deg C!
Reverse leakage Current of a p-n junction Ireverse= A JS(e - 1)qVbias/kT
MOS-SLIDES-AKM 9
MOS-SLIDES-AKM 49
Advantages of CMOS Inverter
• The high and low output voltages are equal to Vdd and ground respectively so that the voltage swing is the same as the supply voltage..
• The logic levels are not dependent on the relative device sizes and hence the size of the transistors can be minimized.
• There is always a finite resistance between the output and either Vdd or ground in the steady state. The inverter can, therefore, be designed to have a low input impedance, making it less sensitive to noise.
• The CMOS inverter has a very high input resistance and draws no dc input current as the gate of a MOS transistor is virtually a perfect insulator.
MOS-SLIDES-AKM 50
Technology Scaling
• Full Scaling (Constant Field Scaling)• Constant Voltage Scaling
Parameter Full Scaling Constant-Voltage Scaling
Channel Length (L) L/κ L/ κ Channel Width (W) W/κ W/κ Gate oxide thickness (tox) tox /κ tox /κ Supply voltage VDD VDD /κ VDD Junction depth (Xj) Xj/κ Xj/κ Threshold voltage (Vth) Vth/κ Vth Doping densities – ND (NA) NDκ (NAκ) NDκ2 (NAκ2)
MOS-SLIDES-AKM 51
Effects of scaling on MOS transistor characteristics
Parameter Full Scaling
Constant-Voltage Scaling
Gate Area (A = WL)
A/κ2 A/κ2
Oxide capacitance (Cox) κCox κCox Gate capacitance Cg (= CoxWL) Cg/κ Cg/κ Transconductance/Gain factor (η) ηκ ηκ Electric field (E) E κE Drain current (IDS) IDS/κ IDSκ Power dissipation (P) P/κ2 Pκ Power density ( PD = P/area) PD PDκ3
Gate delay (τ) τ /κ τ /κ2
MOS-SLIDES-AKM 52
VDD
OUT= F(In1,In2,…InN)
In1In2
InN
In1In2
InN
PUN
PDN
PMOS Circuit……
NMOS Circuit
COMPLEMENTARY CMOS DESIGN
Static Complementary CMOS Circuit
MOS-SLIDES-AKM 53
COMPLEMENTARY CMOS NAND GATE
MOS-SLIDES-AKM 54
CMOS NAND GATE
• With both input A =1, and B = 1• PMOS pull up transistors are in cut off.• NMOS pull down transistors create
conducting path.• For other input combinations one of the
pull up PMOS transistors will be on and NMOS network will be cut- off
MOS-SLIDES-AKM 10
MOS-SLIDES-AKM 55
CMOS NAND GATE
• Taking (W/L) to be same for each type of transistors, i.e. (W/L)n,A = (W/L)n,B and
(W/L)p,A = (W/L)p,B
Vinv = [Vthn + 2 sqrt(ηp / ηn) (VDD – |Vthp|)] / (1+ 2 sqrt(ηp / ηn))
• Assuming Vthn = |Vthp| , for Vinv = VDD/2, one should select ηn = 4 ηp .
MOS-SLIDES-AKM 56
Lumped parameter switching model of a two input CMOS NAND gate
•Delay is dependent on the input pattern :
tpLH =0.69 Rp/2 CLfor low to high output transition when both inputs go low.tpLH = 0.69 Rp CLwhen one input goes low.tpHL = 0.69 * 2 RnCL for low to high transition of both inputs.
To have same pull-down delay as the minimum sized inverter the NMOS devices in the PDN of the NAND gate should be twice as wide.
MOS-SLIDES-AKM 57
Elmore Delay Model:
tpHL = 0.69 Rn(C1+2C2+3C3+4CL)
•Propagation delay deteriorates rapidly as a function of fan-in – quadratically
4-Input NAND gate
MOS-SLIDES-AKM 58
CMOS TWO INPUT NAND GATE LAYOUT
Stick Diagram
Layout
MOS-SLIDES-AKM 59
2-input NOR gate
MOS-SLIDES-AKM 60
CMOS NOR GATE
• VOL = 0 and VOH =VDD
• Switching Threshold ComputationAssume (W/L) to be same for each type of transistors, i.e. (W/L)n,A = (W/L)n,B and (W/L)p,A = (W/L)p,B
both input voltage switch simultaneously, i.e. VA = VB
Neglect body effect for PMOS transistors
MOS-SLIDES-AKM 11
MOS-SLIDES-AKM 61
CMOS NOR GATE
• At switching Threshold VA = VB = Vout = Vinv
• NMOS transistors are in saturation (since VGS= VDS)
• Lower PMOS transistor (with A-input) is in linear region, the upper PMOS (B-input) is in saturation
• Vinv = [Vthn + sqrt(ηp /4 ηn) (VDD – |Vthp|)] / (1+ sqrt(ηp /4 ηn))
• Assuming Vthn = |Vthp| , for Vinv = VDD/2, one should select ηp = 4 ηn .
MOS-SLIDES-AKM 62
XOR Gate
MOS-SLIDES-AKM 63
CMOS realization of a switching function F = (A+D) B + CD
MOS-SLIDES-AKM 64
Features of Complementary CMOS Design
• High noise margins : VOH = V DD ,
• No static power consumption
.
VOL = GND
• Low output impedance• Very high input resistance • Logic levels independent of relative device sizes
of the NMOS and PMOS transistors : ratioless•With proper sizing , rise and fall times are ofsame order
MOS-SLIDES-AKM 65
Pass Transistor
MOS-SLIDES-AKM 66
Pass Transistor
• NMOS pass transistor :Passes 0 (low ) well but degrades 1 (high)Maximum value of output is VDD – Vthn
• PMOS pass transistorPasses 1 without any degradationLow value is degraded to Vthp
MOS-SLIDES-AKM 12
MOS-SLIDES-AKM 67
PASS TRANSISTOR LOGIC
• When the input A is high, Q1 is turned on and input B is copied to the output Z.
• If A is low, the pass transistor Q2 is turned on and passes 0 to Z.
• The transistor Q2 offers low impedance path to the supply rails even when A is low.
MOS-SLIDES-AKM 68
• NMOS pass transistor passes 0V(VOL) correctly, but degrades VOH to VDD –Vthn .
•PMOS pass transistor passes 1 i.e. VDD correctly but degrades 0 to |Vthp|
•Signal level degradation can be remedied by insertion of a CMOS inverter or by the usage of suitable level restoration circuits.
•Pass transistor gates should not be cascaded
PASS TRNASISTOR LOGIC - PROBLEMS
MOS-SLIDES-AKM 69
COMPLEMENTARY PASS TRANSISTOR LOGIC
MOS-SLIDES-AKM 70
CMOS Transmission Gate Logic
• With CMOS transmission gates : No signal degradation
• Equivalent resistance of a CMOS transmission gate is almost independent of the output voltage.
• Compared to the corresponding static CMOS realization the transmission gate realization would have speed advantage.
MOS-SLIDES-AKM 71
CMOS transmission gate realization of XOR function.
MOS-SLIDES-AKM 72
Six transistor CMOS transmission gate realization of the XOR function.
MOS-SLIDES-AKM 13
MOS-SLIDES-AKM 73
Dynamic CMOS Design
The circuit operates in two phases, pre-charge and evaluation, and the mode of operation is determined by the clock signal CLK
MOS-SLIDES-AKM 74
DYNAMIC CMOS LOGIC OPERATION
When CLK = 0, the output is pre-charged to VDD by the transistor Qp. The evaluation NMOS transistor Qe remains off during this time thus disabling the pull-down path. For CLK = 1, the evaluation Qe is turned on while the pre-charge transistor Qp is turned off.The output is conditionally discharged depending upon the inputsand the topology of the PDN - if the PDN is conducting, it would offer a low resistance path between out and the ground. On the other hand, if the PDN is turned off, the pre-charged value will remain stored in the output capacitance CL .Once the node out is discharged, it cannot be charged again till the next pre-charge begins. Thus during the evaluation phase the inputs can make not more than just one transition.
MOS-SLIDES-AKM 75
The number of transistors required is (N + 2) in dynamic CMOS as compared to 2N for static design.
The dynamic design is non-ratioed. The size of the CMOS pre-charge transistor is not important for proper realization of the gate and hence can be increased to improve the low-to-high transition time.
The dynamic gates have reduced load capacitance because of a fewer number of transistors and hence faster switching speeds.
DYNAMIC CMOS DESIGN -ADVANTAGES
MOS-SLIDES-AKM 76
Dynamic CMOS realization of the Boolean function F=AB+BD+CD
MOS-SLIDES-AKM 77
Charge sharing in a dynamic CMOS Circuit
MOS-SLIDES-AKM 78
CHARGE SHARING PROBLEMS WITH DYNAMIC LOGIC
MOS-SLIDES-AKM 14
MOS-SLIDES-AKM 79
Cascading problem in dynamic CMOS gates
MOS-SLIDES-AKM 80
DOMINO LOGIC
MOS-SLIDES-AKM 81
A static inverter (buffer) follows an n-type dynamic logic block.
Pre-charge phase: CLK=Low, output of the dynamic gate is charged up to VDD through Qp which is ON and Inverter output is Low.
Evaluation phase: CLK=High, Qp turns off, inverter output can change for Low to High depending on the inputs – if PDN conducts, dynamic gate will discharge and inverter output will become high, else output of dynamic gate will remain charged (high) and the poutput of domino gate will remain low.
The inverter output voltage can make at most one transition from 0 to 1 during the evaluation phase.
The buffer output can never make 1 to 0 transition during the evaluation phase for any combination of the input values.
Hence a domino gate can only implement non-inverting logic.
DOMINO LOGIC OPERATION
MOS-SLIDES-AKM 82
REFERENCES
1. Rabaey J. M.,Chandrakasan A., and Nikolic B., “ Digital Integrated Circuits”, Prentice- Hall of India, 2003.
2. Kang, Sung-Mo and Leblebici, Y.: CMOS Digital Integrated Circuits, McGraw Hill Pub., 2003
3. Weste N.H.E and Eshraghlan, K: Principles of CMOS VLSI Design, Pearson Education, 2004.
MOS-SLIDES-AKM 83