memory system organzation-2.pptx
TRANSCRIPT
-
7/27/2019 Memory System Organzation-2.pptx
1/20
CA Lecture-4
-
7/27/2019 Memory System Organzation-2.pptx
2/20
Organization of computer System
The ISA of a computer describes what a computer cando , but provides no information how to use it.
The ISA describes instructions that a computer canprocess but says nothing about how the processoraccess these instructions.
The system designer needs more information than theISA provides in order to design a complete computersystem.
-
7/27/2019 Memory System Organzation-2.pptx
3/20
Organization
A simple computer has three primary subsystems.
The central processing unit or CPU.
performs many operations and controls the
computer. The Memory Subsystem.
used to store programs along with data.
Input/output or I/O subsystem
allows the CPU to interact with input and output
devices.
-
7/27/2019 Memory System Organzation-2.pptx
4/20
Generic Organization of Computer System
-
7/27/2019 Memory System Organzation-2.pptx
5/20
System busses.
Physically a BUS is a set of wires. The components of the computer are connected to the
Busses.
To send information from one component to another,the source component outputs data onto the bus.
The destination component then inputs this data fromthe bus.
As the complexity of the system grows , it becomesmore efficient to at using busses rather than directconnections between every pair of devices.
-
7/27/2019 Memory System Organzation-2.pptx
6/20
The system shown in the generic diagram has threebusses.
Address bus.
when the CPU read data or instruction from or writes data to memory , it must specify the address
of the memory location it wishes to access.
it outputs this address bus; memory inputs this
address from the address bus and uses it to access
proper memory location.
-
7/27/2019 Memory System Organzation-2.pptx
7/20
Each i/o device , such as such as keyboard , monitor ,or disk drive , has a unique address as well.
When accessing an i/o device, the CPU places theaddress of the device on the address bus.
Each device can read the address off the bus anddetermine whether it is the device being accessed by
the CPU.Address bus receives data from CPU the CPU never
reads the address bus.
-
7/27/2019 Memory System Organzation-2.pptx
8/20
Data bus.
Data is transferred via the data bus.
When CPU fetches data from memory, it first outputs
the memory address on its address bus, then memoryoutputs the data onto the data bus; CPU can then readthe data from data bus.
When writing data to memory, the CPU first outputsthe address onto the address bus, then outputs thedata on data bus. Memory then reads and stores the
data at proper location. The process for reading data from and writing data to
i/o devices is similar.
C l b
-
7/27/2019 Memory System Organzation-2.pptx
9/20
Control bus.
The control bus is different from the other two busses.
-
7/27/2019 Memory System Organzation-2.pptx
10/20
Timing diagram for a) memory read b) memory
write.
-
7/27/2019 Memory System Organzation-2.pptx
11/20
CPU internal organization
-
7/27/2019 Memory System Organzation-2.pptx
12/20
Internal linear organization of an 8 x 2 ROM chip
-
7/27/2019 Memory System Organzation-2.pptx
13/20
Internal two dimensional organization of an 8 x 2 ROM chip
-
7/27/2019 Memory System Organzation-2.pptx
14/20
An 8 x 4 memory subsystem constructed from two 8 x 2 ROM
chip.
-
7/27/2019 Memory System Organzation-2.pptx
15/20
A 16 x 2 memory subsystem constructed from two 8 x 2
ROM chip with a) high order interleaving.
-
7/27/2019 Memory System Organzation-2.pptx
16/20
b) Low order interleaving
-
7/27/2019 Memory System Organzation-2.pptx
17/20
An 8x4 memory subsystem constructed from 8x2 ROM
chip with controlvsignals.
-
7/27/2019 Memory System Organzation-2.pptx
18/20
Little endian
Big endian
-
7/27/2019 Memory System Organzation-2.pptx
19/20
-
7/27/2019 Memory System Organzation-2.pptx
20/20