ltc2928 multichannel power supply sequencer and supervisor
TRANSCRIPT
1dc1029bf
DEMO MANUAL DC1029B
DESCRIPTION
LTC2928 Multichannel Power Supply Sequencer and Supervisor
Demonstration circuit 1029B is for evaluating the per-formance of the LTC®2928 Multichannel Power Supply Sequencer and Supervisor.
The LTC2928 sequences and monitors up to four power channels in power-up and power-down, and it monitors those outputs in the steady state. Sequencing is accom-plished by controlling the power supply enable inputs or N-channel MOSFET gates with the LTC2928 outputs. Su-pervisory functions include undervoltage and overvoltage monitoring, and capturing the output state information in the event of a system fault.
Inherent fault detection circuitry can detect: n Stalled supplies (during sequencing) n Supplies with the output voltage not satisfying the
undervoltage or overvoltage conditionsL, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.
PERFORMANCE SUMMARY
n System controller command errors n Externally commanded faults n Sequencing faults
The board is populated with nineteen jumpers for selection of the LTC2928 operation options and with twelve LEDs for displaying:
n The undervoltage status in the steady state CMP1 (D5) – CMP4 (D8)
n The LTC2928 controlling outputs states EN1 (D1) – EN4 (D4)
n The state signals of the ON pin (#16), the RST pin (#21), the OV pin (#20), and the FLT pin (#19).
Design files for this circuit board are available at http://www.linear.com/demo/DC1029B
Specifications are at TA = 25°C
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VCC VCC Input Supply Range 2.9 6.0 V
VHVCC HVCC Input Supply Range 7.2 12.0 16.5 V
VON ON Threshold Voltage VON Rising 0.985 1.0 1.15 V
VMON(TH) Voltage Monitor Reset Threshold Voltage VSEL = VCC 0.492 0.500 0.508 V
VEN Enable Pin Voltage Output in ON State VCC + 4.5 VCC + 5.5 VCC + 6 V
IEN(UP) Enable Pin Pull-Up Current Enable Pin ON, VEN ≤ VCC + 4V –7.5 –10 –12.5 µA
tSTMR Sequence Timer Period, STMR CSTMR = 0.022µF 161 190 220 ms
tPTMR Power Good Timer Period CPTMR = 2.2µF 7.33 8.80 10.27 s
tRTMR Reset Timer CRTMR = 0.047μF 156.7 188.0 219.3 ms
V1 V2 V3 V4
V1 Internal and External Input V2 Internal and External Input V3 Internal and External Input V4 Internal and External Input
2.5 1.5 1.8 3.3
V V V V
TPV1 TPV2 TPV3 TPV4
V1 Time Position V2 Time Position V3 Time Position V4 Time Position
1 3 5 7
2dc1029bf
DEMO MANUAL DC1029B
OPERATING PRINCIPLESA single LTC2928 can control four positive supplies or three positive and one negative.
Each supply timing position in the sequence can be any one of eight available time positions. Refer to the data sheet for the external resistor values for setting the sequence time position.
Power is applied to the LTC2928 through either the VCC pin (2.9V to 6V) or the HVCC pin (7.2V to 16.5V).
Each one of the four enable outputs (EN1, EN2, EN3, EN4) provides a (VCC + 4.5V) signal to control a MOSFET gate or a power supply enable input.
The LTC2928 monitors four supply thresholds per supply (sequence-up, sequence-down, undervoltage, overvolt-age) during a full LTC2928 operation cycle. A full operation cycle includes two transient phases (sequence-up and sequence-down) and one monitor (steady state) phase.
The time intervals between adjacent supplies’ enable or disable signal is set by the value of the sequence timer capacitor with a timing scale factor of 8670ms/µF. The sequencing-up interval is equal to the sequencing-down interval.
The power good timer period defines the maximum time allowed by any input supply to reach its undervoltage threshold (in power-up) or drop to its sequencing-down threshold (in power-down). This period is set by a power good timer capacitor with a timing scale factor of 4000ms/µF.
During the sequence-up phase, supply monitor inputs are expected to cross their sequence-up threshold (which may be different from their undervoltage threshold). Any supply monitor input failing to cross its sequence-up threshold will stall the process and a sequence-up fault is generated.
During the sequence-down phase, supply monitor inputs are expected to cross their sequence-down threshold (which can be different from their undervoltage threshold) within the selected power good time. Any supply monitor input failing to cross its sequence-down threshold will stall the process and generate a sequence-down fault.
Refer to the LTC2928 data sheet for sequencing threshold selection by biasing the SQT1 and SQT2 pins.
3dc1029bf
DEMO MANUAL DC1029B
QUICK START PROCEDUREFor fast evaluation of LTC2928 performance, the board con-tains four low drop out regulators (LDO): LT1761ES-2.5, LT1761ES-1.5, LT1761ES-1.8, LT1761ES-3.3, and a push button with control circuitry for ON control signal genera-tion. LDO outputs are +2.5V, +1.5V, 1.8V, and +3.3V. Each LDO has an enable input, and works as a power supply.
Demonstration circuit 1029B is easy to set up to evaluate the performance of the LTC2928 with the on-board sup-plies. Refer to Figure 1 for the proper circuit connection. For the load resistors R1, R2, R3, and R4 use 51Ω 1W resistors. Connect four scope probes to the load resistors R1, R2, R3, and R4.
Place jumpers in the following positions:
JP1 (OPERATION) LAST
JP2 (ON) INT_ON
JP3 (V1) INT
JP4 (V3) INT
JP5 (V2) INT
JP6 (V4) INT
JP7 (SQT1) GND
JP8 (VSEL) ALL POSITIVE
JP9 (RT1 Control) TIME POSITION
JP10 (SQT2) GND
JP11 (V1 POLARITY) V1_POS
JP12 (MS1) GND
JP13 (RT2 Control) TIME POSITION
JP14 (OVA CONFIG) 32%
JP15 (MS2) GND
JP16 (RT3 Control) TIME POSITION
JP17 (VCC Select) LOW VCC
JP18 (RDIS) OPEN
JP19 (RT4 Control) TIME POSITION
1. With the +5V power supply off, connect the supply to the 5V_AUX and GND turrets.
2. Turn the +5V supply on and after that switch the ON con-trol signal from low to high by pressing the button S1.
3. The power-up output voltages should correlate with the transient shown in Figure 3 (power-up phase). Accept-able tolerance in the sequence timing is ±20%.
4. Press the button PB (S1) to change the ON signal from high to low and observe the output voltages. The power-down output voltages should correlate with the transient shown in Figure 3. (power-down phase). Ac-ceptable tolerance in the sequence timing is ±20%.
5. Turn the +5V power supply off and connect four ex-ternal power supply terminals with DC1029 as shown in Figure 2. Use external power supplies with output voltages +2.5V, +1.5V, +1.8V, and +3.3V. Leave output loads as in previous experiments or replace them with 3W resistors 2.5Ω, 1.5Ω, 2Ω, and 3Ω accordingly to have current in each rail around 1A.
6. Change jumpers V1 (JP1), V2 (JP2), V3 (JP3), and V4 (JP4) positions from INT to EXT.
7. Turn-on all five power supplies. Pushing the button PB (S1) changes the ON signal from low to high and after the power-up transient completes, press PB (S1) a second time to initiate the power-down. The output voltage sequence timing should be similar to the timing with the internal power supplies.
8. The DC1029B could be used for the original customer design. Based on the sequence timing and threshold parameters define all the optional components’ values, replace them on the board and verify design perfor-mance. Contact LTC Field Applications Engineers to get help in the designing or verifying your circuit with a special tool.
4dc1029bf
DEMO MANUAL DC1029B
Figure 1. Demo Circuit 1029 Connections for Operation with Internal Supplies
QUICK START PROCEDURE
5dc1029bf
DEMO MANUAL DC1029B
Figure 2. Demo Circuit 1029 Connections for Operation with External Supplies
QUICK START PROCEDURE
6dc1029bf
DEMO MANUAL DC1029B
Figure 3. Power-Up and Power-Down Transients
QUICK START PROCEDURE
7dc1029bf
DEMO MANUAL DC1029B5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
MS2
RDIS
OVA
EN1
RT2
RT3
RT4
MS1
CMP4
CMP3
V3 EN
3
EN
4
PTM
R
RTM
R
STM
R
OV#
RT1
SQT1
REF
SQT2
ONV2
V4CM
P2
EN2
CMP1
FLT#
V1
CAS
RS
T#
VS
EL
EN2
CMP1 EN
3
CMP3
CMP4 EN
4
CMP2
FLT#
OV#
RST#
REF
EN1
OVA
MS1
RT4
RT1
RT2
SQT2
SQT1
RT3
RDIS
MS2 ONV2 V1
VSEL
V4V3
VCC
VCC
HVCC
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
CU
ST
OM
ER
NO
TIC
EL
INE
AR
TE
CH
NO
LO
GY
HA
S M
AD
E A
BE
ST
EF
FO
RT
TO
DE
SIG
N A
CIR
CU
IT T
HA
T M
EE
TS
CU
ST
OM
ER
-SU
PP
LIE
D S
PE
CIF
ICA
TIO
NS
;H
OW
EV
ER
, IT
RE
MA
INS
TH
E C
US
TO
ME
R'S
RE
SP
ON
SIB
ILIT
Y T
OV
ER
IFY
PR
OP
ER
AN
D R
EL
IAB
LE
OP
ER
AT
ION
IN
TH
E A
CT
UA
LA
PP
LIC
AT
ION
. C
OM
PO
NE
NT
SU
BS
TIT
UT
ION
AN
D P
RIN
TE
DC
IRC
UIT
BO
AR
D L
AY
OU
T M
AY
SIG
NIF
ICA
NT
LY
AF
FE
CT
CIR
CU
ITP
ER
FO
RM
AN
CE
OR
RE
LIA
BIL
ITY
. C
ON
TA
CT
LIN
EA
RT
EC
HN
OL
OG
Y A
PP
LIC
AT
ION
S E
NG
INE
ER
ING
FO
R A
SS
IST
AN
CE
.
TH
IS C
IRC
UIT
IS
PR
OP
RIE
TA
RY
TO
LIN
EA
R T
EC
HN
OL
OG
Y A
ND
SC
HE
MA
TIC
SU
PP
LIE
D F
OR
US
E W
ITH
LIN
EA
R T
EC
HN
OL
OG
Y P
AR
TS
.S
CA
LE
= N
ON
E
ww
w.lin
ear.
com
1
1
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
CU
ST
OM
ER
NO
TIC
EL
INE
AR
TE
CH
NO
LO
GY
HA
S M
AD
E A
BE
ST
EF
FO
RT
TO
DE
SIG
N A
CIR
CU
IT T
HA
T M
EE
TS
CU
ST
OM
ER
-SU
PP
LIE
D S
PE
CIF
ICA
TIO
NS
;H
OW
EV
ER
, IT
RE
MA
INS
TH
E C
US
TO
ME
R'S
RE
SP
ON
SIB
ILIT
Y T
OV
ER
IFY
PR
OP
ER
AN
D R
EL
IAB
LE
OP
ER
AT
ION
IN
TH
E A
CT
UA
LA
PP
LIC
AT
ION
. C
OM
PO
NE
NT
SU
BS
TIT
UT
ION
AN
D P
RIN
TE
DC
IRC
UIT
BO
AR
D L
AY
OU
T M
AY
SIG
NIF
ICA
NT
LY
AF
FE
CT
CIR
CU
ITP
ER
FO
RM
AN
CE
OR
RE
LIA
BIL
ITY
. C
ON
TA
CT
LIN
EA
RT
EC
HN
OL
OG
Y A
PP
LIC
AT
ION
S E
NG
INE
ER
ING
FO
R A
SS
IST
AN
CE
.
TH
IS C
IRC
UIT
IS
PR
OP
RIE
TA
RY
TO
LIN
EA
R T
EC
HN
OL
OG
Y A
ND
SC
HE
MA
TIC
SU
PP
LIE
D F
OR
US
E W
ITH
LIN
EA
R T
EC
HN
OL
OG
Y P
AR
TS
.S
CA
LE
= N
ON
E
ww
w.lin
ear.
com
1
1
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
CU
ST
OM
ER
NO
TIC
EL
INE
AR
TE
CH
NO
LO
GY
HA
S M
AD
E A
BE
ST
EF
FO
RT
TO
DE
SIG
N A
CIR
CU
IT T
HA
T M
EE
TS
CU
ST
OM
ER
-SU
PP
LIE
D S
PE
CIF
ICA
TIO
NS
;H
OW
EV
ER
, IT
RE
MA
INS
TH
E C
US
TO
ME
R'S
RE
SP
ON
SIB
ILIT
Y T
OV
ER
IFY
PR
OP
ER
AN
D R
EL
IAB
LE
OP
ER
AT
ION
IN
TH
E A
CT
UA
LA
PP
LIC
AT
ION
. C
OM
PO
NE
NT
SU
BS
TIT
UT
ION
AN
D P
RIN
TE
DC
IRC
UIT
BO
AR
D L
AY
OU
T M
AY
SIG
NIF
ICA
NT
LY
AF
FE
CT
CIR
CU
ITP
ER
FO
RM
AN
CE
OR
RE
LIA
BIL
ITY
. C
ON
TA
CT
LIN
EA
RT
EC
HN
OL
OG
Y A
PP
LIC
AT
ION
S E
NG
INE
ER
ING
FO
R A
SS
IST
AN
CE
.
TH
IS C
IRC
UIT
IS
PR
OP
RIE
TA
RY
TO
LIN
EA
R T
EC
HN
OL
OG
Y A
ND
SC
HE
MA
TIC
SU
PP
LIE
D F
OR
US
E W
ITH
LIN
EA
R T
EC
HN
OL
OG
Y P
AR
TS
.S
CA
LE
= N
ON
E
ww
w.lin
ear.
com
1
1
5
Vla
d O
str
ero
v
RE
VIS
ION
HIS
TO
RY
DESC
RIPT
ION
DATE
APPR
OVED
ECO
REV
Vlad
Ost
rero
vRe
plac
ed o
bsol
ete
LED
's
BOc
t 20,
201
5
RE
VIS
ION
HIS
TO
RY
DESC
RIPT
ION
DATE
APPR
OVED
ECO
REV
Vlad
Ost
rero
vRe
plac
ed o
bsol
ete
LED
's
BOc
t 20,
201
5
RE
VIS
ION
HIS
TO
RY
DESC
RIPT
ION
DATE
APPR
OVED
ECO
REV
Vlad
Ost
rero
vRe
plac
ed o
bsol
ete
LED
's
BOc
t 20,
201
5
E1 CAS
C3 1uF
25V
C4 1uF
25V
C10.
022u
F
E2 DONE
#
C22.
2uF
U1 LTC2
928C
UHF
OVA
1
EN1
2
V13
NC4
REF
5
RT1
6
RT2
7
RT3
8
RT4
9
SQT1
10
SQT2
11
MS1
12
MS213
RDIS14
CAS15
ON16
NC17
DONE#18
FLT#19
OV#
20RS
T#21
VCC
22HV
CC23
GND
24VS
EL25
STM
R26
PTM
R27
RTM
R28
EN4
29V4
30EN
331
V332
CMP333
CMP434
CMP135
CMP236
EN237
V238
R1 3.3K
C5
0.04
7uF
JP1
LAST
NOT
LAST
OPER
ATIO
N 1 32
SCHEMATIC DIAGRAM
8dc1029bf
DEMO MANUAL DC1029B5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
CMP3
ON FLT#
CMP1
EN4
CMP2
EN3
OV#
RST#
RST#
FLT#
EN1
EN4
CMP3
EN1
CMP4
EN2
CMP4
CMP1
ON
OV#
EN2
CMP2
EN3
ON
CMP4
EN1
RST#
CMP3
ONCMP2
EN4
CMP1
EN2
FLT#
EN3
OV#
5V_A
UX
5V_A
UX
VCC
5V_A
UX
VCC
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
2
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
2
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
2
5
Vla
d O
str
ero
v
R39
10K
Q6
2N70
02
R2 300
D11
RED
OVER
VOLTAG
E
R13
1.5K
Q9
2N70
02
U2 LTC2
950C
TS8-1
GND4
INT
5
PB2
KILL
8
ONT3
EN/EN
6VIN
1
OFFT7
Q1
2N70
02
R9 300
Q7
2N70
02
R3 300
D4 YEL
EN4
D6 ORN
CMP2
C6
0.1u
F
JP2
INT_
ON
EXT_
ON
ON1 32
Q4
2N70
02
D5 ORN
CMP1
Q2
2N70
02Q5
2N70
02
D3 YEL
EN3
E5
RESET
E7
FAUL
T
E4 ON
R14
1.5K
R8 300
R6 300
R10
10K
Q8
2N70
02
D8 ORN
CMP4
R12
1.5K
E3 ON
R7 300
R11
300
D12
RED
FAUL
T
D2 YEL
EN2
R4 300
R5 300
Q3
2N70
02
C747
00pF
E6 OVER
VOLTAG
E
S1 PB
C8 4700
pF
D10
RED
RESET
D7 ORN
CMP3
D9 GRN
ON
D1 YEL
EN1
SCHEMATIC DIAGRAM
9dc1029bf
DEMO MANUAL DC1029B5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
EN2
V2V1
V4_M
ON
EN4
V4_FET
V3_FET
V4
EN3
V3_M
ON
V2_M
ON
EN1
V1_M
ONV3
V1_P
OL
V2_
FE
T
V1_
FE
T
V1V
3
V2_
INT
V1_INT
V1_P
OL
V3_INT V4
V4_INT
V2
EN2
EN3
EN4
EN1
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
3
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
3
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
3
5
Vla
d O
str
ero
v
Q11
IRL370
4ZSPBF
R26
49.9K
1%
E19
V4_M
ON
E15
V4_FET
R18
118K 1%
JP4
INT
EXT
V31 32
C12
TBD
R19
49.9K
1%
E14
V2_FET
E13
V3_M
ON
C10
TBD
R21
100
Q10
IRL370
4ZSPBF
R22
100
E11
EN3
R17
182K
1%
R15
100
E8V1
_FET
Q12
IRL370
4ZSPBF
C11
TBD
R24
261K
1%
JP6
INT
EXT
V41 32
E17
EN4
E18
V2_M
ON
Q13
IRL370
4ZSPBF
JP5
INT
EXT
V21 32
R25
49.9K
1%
R23
88.7K
1%
R16
100
JP3
INT
EXT
V11 32
E10
EN1
E9V3
_FET
E12
V1_M
ON
R20
49.9K
1%
E16
EN2
C9 TBD
SCHEMATIC DIAGRAM
10dc1029bf
DEMO MANUAL DC1029B5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
RDIS
VSEL
MS1SQ
T1
V1_P
OL
OV
A
REF
SQT2
V1
HVCC
LOW
VCC
RT1
RT2
RT3
RT4
MS2
MS2
RT1
SQT1
OVAV1
_POL
RDISM
S1SQT2
VSEL
RT2
RT3
RT4
REF
V1
VCC
VCC
VCC
VCC
VCCVC
C
VCC
VCC
VCC
VIN
VCC
VCC
VCC
HVCC
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
4
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
4
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
4
5
Vla
d O
str
ero
v
JP7
VCC
GND
SQT1
OPEN
1 32 4 JP15
VCC OP
EN
GND
MS2
1 32 4
JP19
FORC
E ON
TIM
E PO
SITI
ON
FORC
E OF
F
RT4
CONT
ROL
1 32 4
R34
3.40
K1%R2
795
.3K 1%
JP10
VCC
GND
SQT2
OPEN
1 32 4
JP13
FORC
E ON
TIM
E PO
SITI
ON
FORC
E OF
F
RT2
CONT
ROL
1 32 4
JP11
V1_P
OS
V1_N
EG
V1_P
OLAR
ITY
1 32 JP14
>32% 32
%
<32%
OVA
CONF
IG A
BOVE
UV
R_V
CC
R_G
ND
1 3
2 4 65
R30
24.3
K1%
R28
TBD
JP18
VCC OP
EN
GND
RDIS
1 32 4
R32
9.53
K1%
JP9
FORC
E ON
TIM
E PO
SITI
ON
FORC
E OF
F
RT1
CONT
ROL
1 32 4
R29
(Opt
)
R33
5.1K
JP8
V1_N
EG
ALL P
OSIT
IVE
VSEL
1 32
E20
VCC
INLO
W V
cc:2
.9V-
6VHV
cc:8
V-16
.5V
JP12
VCC OP
EN
GND
MS1
1 32 4
JP16
FORC
E ON
TIM
E PO
SITI
ON
FORC
E OF
F
RT3
CONT
ROL
1 32 4
R31
(Opt
) JP17
HVCC
(8V
to 1
6.5V
)
LOW
VCC
(2.9
V to
6V)
VCC
Sele
ct1 32
SCHEMATIC DIAGRAM
11dc1029bf
DEMO MANUAL DC1029B
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
V2_I
NTV4
_INT
V1_I
NTV3
_INT
V3_I
NT
V2_I
NT
V1_I
NT
V4_I
NT
5V_A
UX
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
5
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
5
5
Vla
d O
str
ero
v
SIZ
E
MO
DIF
Y D
AT
E:
IC N
O.
RE
V.
SH
EE
TO
F
TIT
LE
:
AP
PR
OV
AL
S
PC
B D
ES
.
AP
P E
NG
.
TE
CH
NO
LO
GY
SC
HE
MA
TIC
SC
AL
E =
NO
NE
ww
w.lin
ear.
com
1
5
5
Vla
d O
str
ero
v
E31
GND
E22
V1_I
NT
C14
0.01
uF
R38
10K
R36
10K
C22
10uF
6.3V
C21
10uF
6.3V
E26
V2_I
NT
E28
SHDN
1.8
C13
10uF
6.3V
U4 LT17
61ES
5-1.
5
IN1
GND2
BYP
4SH
DN3
OUT
5
C23
0.01
uF
E27
V4_I
NT
E30
GND
U5 LT17
61ES
5-1.
8
IN1
GND2
BYP
4SH
DN3
OUT
5
R35
10K
C24
10uF
6.3V
E21
5V_A
UX
JP20
SUPP
LIES
SEL
ECTI
ON
EXTE
RNAL
LOCA
L ON
BOAR
D1 32
C19
10uF
6.3V
C15
10uF
6.3V
E32
GND
E34
GND
E29
SHDN
3.3
C20
0.01
uF
E24
SHDN
2.5
C18
10uF
6.3V
C17
0.01
uF
E25
SHDN
1.5
U6 LT17
61ES
5-3.
3
IN1
GND2
BYP
4SH
DN3
OUT
5
C16
10uF
6.3V
U3 LT17
61ES
5-2.
5
IN1
GND2
BYP
4SH
DN3
OUT
5
E33
GND
E23
V3_I
NT
R37
10K
SCHEMATIC DIAGRAM
12dc1029bf
DEMO MANUAL DC1029B
Linear Technology Corporation1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 FAX: (408) 434-0507 www.linear.com © LINEAR TECHNOLOGY CORPORATION 2015
LT 1215 • PRINTED IN USA
DEMONSTRATION BOARD IMPORTANT NOTICE
Linear Technology Corporation (LTC) provides the enclosed product(s) under the following AS IS conditions:
This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.
If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).
No License is granted under any patent right or other intellectual property whatsoever. LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.
LTC currently services a variety of customers for products around the world, and therefore this transaction is not exclusive.
Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. Common sense is encouraged.
This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.
Mailing Address:
Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035
Copyright © 2004, Linear Technology Corporation