lab 4 preview friday, 18 august. sequential circuits design using flip-flops review of digital i
TRANSCRIPT
![Page 1: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/1.jpg)
Lab 4 PreviewLab 4 Preview
Friday, 18 AugustFriday, 18 August
![Page 2: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/2.jpg)
SEQUENTIAL SEQUENTIAL CIRCUITSCIRCUITS
Design Using Flip-Design Using Flip-flopsflops
Review of Digital IReview of Digital I
![Page 3: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/3.jpg)
Sequential Circuit Sequential Circuit BehaviourBehaviour
• Is determined from the inputs, Is determined from the inputs, outputs and present state.outputs and present state.
• The outputs and the next state are a The outputs and the next state are a function of the inputs and the function of the inputs and the present state.present state.
![Page 4: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/4.jpg)
Synchronous Sequential Synchronous Sequential CircuitCircuit
• Includes flip-flops with the clock inputs Includes flip-flops with the clock inputs driven directly or indirectly by a clock driven directly or indirectly by a clock signal.signal.– Flip-flops – may be of any type.Flip-flops – may be of any type.
• The direct sets and resets are unused The direct sets and resets are unused during normal circuit functionabiity.during normal circuit functionabiity.
• Logic diagram – may or may not include Logic diagram – may or may not include combinational gates. combinational gates.
![Page 5: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/5.jpg)
Example Example Using J-K Flip-flopUsing J-K Flip-flop
![Page 6: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/6.jpg)
Example: J-K Flip-flop Example: J-K Flip-flop DesignDesign
![Page 7: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/7.jpg)
Input equationsInput equations
• Flip-flop input equationFlip-flop input equation
JJAA = ( XB +NY.C ) = ( XB +NY.C )
KKAA = ( Y.NB + C ) = ( Y.NB + C )
• JJAA and K and KAA : Boolean variables : Boolean variables– J and K – inputs of a JK flip-flop.J and K – inputs of a JK flip-flop.– Subscript A – name of flip-flop output.Subscript A – name of flip-flop output.– C – clock input.C – clock input.– X, B and Y – inputs to combinational circuit.X, B and Y – inputs to combinational circuit.
![Page 8: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/8.jpg)
Example Example Using D-Flip-flopUsing D-Flip-flop
![Page 9: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/9.jpg)
The Flip-flop Input The Flip-flop Input EquationsEquations
DDAA = (AX +BX) Equations for FF = (AX +BX) Equations for FF inputsinputs
DDBB = NA.X = NA.X
Y = ( A+B ) . NXY = ( A+B ) . NX -- Equation for output Y Equation for output Y
– Subscripts A and B – names of FF Subscripts A and B – names of FF outputs.outputs.
![Page 10: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/10.jpg)
Example 2: D Flip-flop Example 2: D Flip-flop DesignDesign
![Page 11: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/11.jpg)
State table for Circuit of State table for Circuit of Fig 4.18Fig 4.18
![Page 12: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/12.jpg)
Two-Dimensional State Two-Dimensional State Table for the Circuit in Table for the Circuit in
Figure 4.18Figure 4.18
![Page 13: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/13.jpg)
Example Example Using D-Flip-flopUsing D-Flip-flop
![Page 14: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/14.jpg)
Logic Diagram and State Logic Diagram and State Table for DTable for DAA
![Page 15: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/15.jpg)
Example Example Using J-K Flip-flopUsing J-K Flip-flop
![Page 16: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/16.jpg)
State Table for Circuit with State Table for Circuit with JK Flip-FlopsJK Flip-Flops
![Page 17: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/17.jpg)
State DiagramState Diagram
![Page 18: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/18.jpg)
Fig 4.21 Construction of a Fig 4.21 Construction of a State DiagramState Diagram
![Page 19: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/19.jpg)
Table 4.5 State Table for Table 4.5 State Table for State Diagram in Fig 4.21State Diagram in Fig 4.21
![Page 20: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/20.jpg)
BCD to Excess-3 BCD to Excess-3 DecoderDecoderExample Example
![Page 21: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/21.jpg)
Sequence Tables for BCD to Sequence Tables for BCD to Excess-3 Code Converter Excess-3 Code Converter
ExampleExample
![Page 22: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/22.jpg)
Construction of a State Construction of a State DiagramDiagram
![Page 23: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/23.jpg)
Table 4.5 with names Table 4.5 with names Replaced by Binary CodesReplaced by Binary Codes
![Page 24: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/24.jpg)
Design Example 1 Design Example 1 Using D-Flip-flopUsing D-Flip-flop
![Page 25: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/25.jpg)
State Table for Design State Table for Design ExampleExample
![Page 26: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/26.jpg)
Flip-Flop Characteristic Flip-Flop Characteristic TableTable
![Page 27: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/27.jpg)
Flip-Flop Excitation Flip-Flop Excitation TablesTables
![Page 28: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/28.jpg)
State Diagram for Design State Diagram for Design ExampleExample
![Page 29: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/29.jpg)
Maps for Input Equations Maps for Input Equations and Output Yand Output Y
![Page 30: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/30.jpg)
Logic Diagram for Sequential Logic Diagram for Sequential Circuit with D Flip-FlopsCircuit with D Flip-Flops
![Page 31: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/31.jpg)
Design Example 2Design Example 2Using D-Flip-flopUsing D-Flip-flop
![Page 32: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/32.jpg)
State table for Second State table for Second Design ExampleDesign Example
![Page 33: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/33.jpg)
Maps for Simplifying Input Maps for Simplifying Input EquationsEquations
![Page 34: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/34.jpg)
Design Using D Flip-flopsDesign Using D Flip-flops
![Page 35: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/35.jpg)
Flip-Flop Characteristic TableFlip-Flop Characteristic Table
![Page 36: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/36.jpg)
Flip-Flop Excitation TablesFlip-Flop Excitation Tables
![Page 37: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/37.jpg)
Design Procedure using JK Flip-Design Procedure using JK Flip-Flops Flops
![Page 38: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/38.jpg)
Maps for J and K Input Maps for J and K Input EquationsEquations
![Page 39: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/39.jpg)
Fig 4.28 Logic Diagram for Fig 4.28 Logic Diagram for Sequential Circuit with JK Flip-flopsSequential Circuit with JK Flip-flops
![Page 40: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/40.jpg)
Logic Simulation Verification for the Logic Simulation Verification for the Circuit in Fig 4.28Circuit in Fig 4.28
![Page 41: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/41.jpg)
Lab 4 : OverviewLab 4 : Overview
Synchronous Up/down Synchronous Up/down counter counter
![Page 42: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/42.jpg)
ObjectiveObjective
• To design a 3 bit up/down To design a 3 bit up/down synchronous countersynchronous counter
• Your are required to Submit :Your are required to Submit :• Printed Schematic Diagram and Printed Schematic Diagram and
waveformwaveform• Truth TableTruth Table• K-Map & Boolean ExpressionK-Map & Boolean Expression
![Page 43: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/43.jpg)
SimulationSimulation
• For simulation, Input your clock manuallyFor simulation, Input your clock manually
![Page 44: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/44.jpg)
Upload Design to UP2 Upload Design to UP2 BoardBoard
• Once simulation is successful, then Once simulation is successful, then upload your design on your up2 boardupload your design on your up2 board
• For clock input use the 1Hz clock output For clock input use the 1Hz clock output from function generatorfrom function generator– use flex expansion slotuse flex expansion slot
PIN 91
![Page 45: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/45.jpg)
Upload….contUpload….cont
• Output from each FF is connected to Output from each FF is connected to 7447 BCD to 7seg decoder to display 7447 BCD to 7seg decoder to display its output to the 7seg display.its output to the 7seg display.
Your design of Up/down
counter
7447BCD to
7Seg a - g
Pin Configuration to output(use flex digit 1 or 2 )
gnd
f = 1/t = 1hzThereforeT = 1/1 = 1sec
![Page 46: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/46.jpg)
The TwistThe Twist• We have decided to predefine the counters We have decided to predefine the counters
according to group:according to group:• Group 1 : 1>3>4>5>7>1>7>5>4>3>1……. (rp=1)Group 1 : 1>3>4>5>7>1>7>5>4>3>1……. (rp=1)• Group 2 : 2>4>5>6>7>2>7>6>5>4>2……. (rp=2)Group 2 : 2>4>5>6>7>2>7>6>5>4>2……. (rp=2)• Group 3 : 3>4>5>6>7>3>7>6>5>4>3……. (rp=3)Group 3 : 3>4>5>6>7>3>7>6>5>4>3……. (rp=3)• Group 4 : 1>3>5>6>7>1>7>6>5>3>1……. (rp=1)Group 4 : 1>3>5>6>7>1>7>6>5>3>1……. (rp=1)• Group 5 : 2>3>4>5>7>2>7>5>4>3>2……. (rp=2)Group 5 : 2>3>4>5>7>2>7>5>4>3>2……. (rp=2)• Group 6 : 1>2>3>6>7>1>7>6>3>2>1……. (rp=1)Group 6 : 1>2>3>6>7>1>7>6>3>2>1……. (rp=1)• Group (Add) : 0>1>3>5>7>0>7>5>3>1>0…..Group (Add) : 0>1>3>5>7>0>7>5>3>1>0…..
(rp=0)(rp=0)• Please use Please use JK Flip-FlopsJK Flip-Flops for your design for your design
![Page 47: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/47.jpg)
Additional ReadingAdditional Reading
• Johnson CounterJohnson Counter• Ring CounterRing Counter• The differences and its schematic The differences and its schematic
diagram (4 bits)diagram (4 bits)
![Page 48: Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I](https://reader035.vdocuments.site/reader035/viewer/2022062715/56649d825503460f94a68261/html5/thumbnails/48.jpg)
Thank YouThank You