it0205 ca unit iv

Upload: silicongmaster7060

Post on 04-Jun-2018

215 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/14/2019 It0205 CA Unit IV

    1/22

    COMPUTERARCHITECTUREIT0205

    M.Thenmozhi/Kayalvizhi Jayavel/M.B.PanbuAsst.Prof.(Sr.G)/Asst.Prof.(Sr.G)/Asst.Prof.(O.G)

    DepartmentofIT

    SRMUniversity,Kattankulathur

    1

  • 8/14/2019 It0205 CA Unit IV

    2/22

    Disclaimer

    Thecontentsoftheslidesaresolelyforthepurposeofteachingstudents

    atSRMUniversity.AllcopyrightsandTrademarksof

    organizations/personsapply

    even

    if

    not

    specified

    explicitly.

    2

  • 8/14/2019 It0205 CA Unit IV

    3/22

    UNITIV:memoryorganization

    MemoryHierarchy

    Mainmemory

    Auxiliarymemory

    Associativememory

    Cachememory

    Virtual

    memory

    MemoryManagementHardware

    3

  • 8/14/2019 It0205 CA Unit IV

    4/22

    Memoryhierarchy

    MainMemory memoryunitthatcommunicatesdirectlywith

    theCPU

    Auxiliarymemory

    devices

    that

    provide

    backup

    storage

    (e.g)

    magneticdisksandtapes

    Cache

    memory

    high

    speed

    memory

    used

    to

    increase

    the

    speed

    ofprocessingbymakingprogramsanddataavailabletotheCPU

    atarapidrate

    4

  • 8/14/2019 It0205 CA Unit IV

    5/22

    MAINmemory

    StaticRandomAccessMemory internalflipflopsthatstorethebinaryinformation

    DynamicRAM storesthebinaryinformationintheformof

    electric

    charges

    that

    are

    applied

    to

    capacitors ReadOnlyMemory storeprogramsthatarepermanently

    residentinthecomputerandfortablesofconstantsthatdonot

    changeinvalueoncetheproductionofthecomputeris

    completed Bootstraploader functionisstartthecomputersoftware

    operatingwhenpoweristurnedon

    5

  • 8/14/2019 It0205 CA Unit IV

    6/22

    Mainmemory

    Bootstrapprogramloadsaportionofoperatingsystemfrom

    disctomainmemoryandcontrolisthentransferredtooperating

    system

    RAMchip

    utilizes

    bidirectional

    data

    bus

    with

    three

    state

    bufferstoperformcommunicationwithCPU

    Memoryaddressmap pictorialrepresentationofassigned

    addressspaceforeachchipinthesystem

    6

  • 8/14/2019 It0205 CA Unit IV

    7/22

    blockdiagramandfunctiontableofram

    7

  • 8/14/2019 It0205 CA Unit IV

    8/22

    Auxiliarymemory

    Accesstime averagetimerequiredtoreachastoragelocation

    inmemoryandobtainitscontent

    Seektime timerequiredtopositiontheread/writeheadtoa

    location Transfertime timerequiredtotransferdatatoorfromthe

    device

    Transferrate no.ofcharactersorwordsthatthedevicecan

    transferper

    second

    8

  • 8/14/2019 It0205 CA Unit IV

    9/22

    Associativememory

    AssociativememorycanalsobecalledasContentaddressable

    memory(CAM)

    CAMisaccessedsimultaneouslyandinparallelonthebasisof

    datacontent

    rather

    than

    by

    specific

    address

    or

    location

    AssociativememoryismoreexpensivethanaRAMbecauseeach

    cellmusthavestoragecapabilityaswellaslogiccircuits

    Argument

    register

    holds

    an

    external

    argument

    for

    content

    matching

    Keyregister maskforchoosingaparticularfieldorkeyinthe

    argumentword

    9

  • 8/14/2019 It0205 CA Unit IV

    10/22

    Blockdiagramofassociative

    memory

    10

  • 8/14/2019 It0205 CA Unit IV

    11/22

    Onecellofassociativememory

    11

    Match logic will be

    explained using

    Chalk and Talk

  • 8/14/2019 It0205 CA Unit IV

    12/22

    Cachememory

    Localityofreference referencestomemoryatanygiven

    intervaltendtobeconfinedwithinafewlocalizedareasof

    memory

    Cachememory logicallyplacedbetweenCPUandmain

    memory

    Hitratio ratioofthenumberofhits(successinfindingthe

    wordsin

    Cache)

    to

    the

    total

    CPU

    references

    to

    memory

    (hits+misses)

    Mapping transformationofdatafrommainmemorytocache

    memory

    12

  • 8/14/2019 It0205 CA Unit IV

    13/22

    Cachememory

    Threetypes

    of

    mapping

    procedures

    Associativemapping storesbothaddressand

    contentofthememoryword;Inthematching

    process,iftheaddressisfound,the

    corresponding12bitdataisreadandsenttothe

    CPUDirectmapping consistsofindexfieldandtag

    field;no.ofbitsintheindexfieldisequaltothe

    numberof

    address

    bits

    required

    to

    access

    the

    cachememory;eachwordinthecacheconsists

    ofdatawordanditsassociatedtag;hit:tagfieldof

    CPUaddress

    =tag

    field

    in

    the

    cache

    13

  • 8/14/2019 It0205 CA Unit IV

    14/22

    Cachememory

    Threetypesofmappingprocedures

    Set

    Associative

    mapping

    each

    word

    of

    cache

    canstoretwoormorewordsofmemoryunder

    thesameindexaddress;whenamissoccursin

    setassociative

    mapping,

    tag

    replacement

    algorithmshouldbeapplied

    14

  • 8/14/2019 It0205 CA Unit IV

    15/22

    ASSOCIATIVEMAPPINGCACHE

    15

  • 8/14/2019 It0205 CA Unit IV

    16/22

    Virtualmemory

    Virtualmemory permittheusertoconstructprogramsasthoughlarge

    memoryspacewereavailable,equaltothetotalityoftheauxiliarymemory

    Anaddress

    used

    by

    aprogrammer

    is

    Virtual

    address

    Setofvirtualaddressesarecalledaddressspace

    Anaddressinmainmemoryiscalledalocationorphysicaladdress

    Setof

    physical

    addresses

    constitute

    memory

    space

    16

  • 8/14/2019 It0205 CA Unit IV

    17/22

    Virtualmemory

    Addressspace>memoryspaceifvirtualmemoryisavailable.

    Mappingavirtualaddress

    Virtualaddress

    register

    stores

    virtual

    address

    Memorymappingtable tomapavirtual

    addressto

    aphysical

    address

    Mainmemoryaddressregister storesphysical

    address

    Addressmapping

    can

    also

    be

    done

    using

    pages

    17

  • 8/14/2019 It0205 CA Unit IV

    18/22

    Memorytableformappingavirtualaddress

    18

  • 8/14/2019 It0205 CA Unit IV

    19/22

    Addressmappingusingpages

    Blocks physical

    memory

    is

    broken

    down

    into

    groups

    of

    equal

    size

    Page groupsofaddressspaceofthesamesize

    Pageframeissometimesusedtodenoteablock

    Memorypage

    table

    consists

    of

    8words

    one

    for

    each

    page

    Addressinthepagetabledenotesthepagenumber

    Contentofthewordgivestheblocknumberwherethatpageisstored

    inmainmemory

    Presencebit indicateswhetherthepagehasbeentransferredfrom

    auxiliarymemoryintomainmemory

    3highorderbitsofthevirtualaddressspecifyapagenumberandan

    addressfor

    the

    memory

    page

    table.

    19

  • 8/14/2019 It0205 CA Unit IV

    20/22

    Memorymanagementhardware

    Basic

    components

    include: Facilityfordynamicstoragerelocationthatmapslogicalmemory

    referencesintophysicalmemoryaddresses

    Provisionforstoringcommonprogramsstoredinmemorybydifferent

    users

    Securityagainstunauthorizedaccessbetweenusersandpreventing

    usersfromchangingOSfunctions

    Segment setoflogicallyrelatedinstructionsordataelementsassociated

    withagivenname(addressgeneratedbyasegmentedprogramislogical

    address)

    Translationlookasidebuffer(TLB) fastassociativememoryusedtohold

    themost

    recently

    referenced

    table

    entries

    20

  • 8/14/2019 It0205 CA Unit IV

    21/22

    Exampleoflogicalandphysicaladdresses

    21

  • 8/14/2019 It0205 CA Unit IV

    22/22

    Needforcache

    StaticanddynamicRAMComparison

    Memoryaddressmapping

    Contentaddressablememory function

    Localityofreference

    Mappingproceduresincachememory

    Addressspace

    and

    memory

    space

    Needformemorymanagementhardware

    Componentsofmemorymanagementhardwareunit

    22