is 310 software hardware concepts exam 2 pre 2009

Download IS 310 Software Hardware Concepts Exam 2 Pre 2009

If you can't read please download the document

Upload: tegragt1

Post on 18-Nov-2014

10 views

Category:

Documents


0 download

DESCRIPTION

Past Test

TRANSCRIPT

IFSM 310 Test 2 Fall 2003

Name:_______________________________

Multiple Choice 2 points each Place the letter of the choice that best completes the statement or answers the question in the blank. ____ 1. During what CPU cycle is an instruction moved from primary storage to the control unit? a. fetch (instruction is loaded into the c. access (elapsed time between the receipt instruction register and decoded) and completion of a read write command) b. execution (carrying out an instruction) d. refresh (Period during a dynamic random acess memory refresh operation when the storage device is unable respond to read or write request)

____

2. How does the CPU know from which memory location to fetch its next instruction? a. It doesn't, memory supplies it automatically b. It looks in the instruction pointer (register that stores the address of the next instruction prior to decoding) c. The output of the last instruction is the address of the next instruction d. It increments the address of the previous instructionOP Code is coded value or bit strings representing function or op to be performed

____

3. What are the boxes in the middle column of the figure (e.g., the ones labeled Pointer, Result, etc.)?

1

a. Control unit components b. Registers

c. ALU components d. Primary storage

____

4. The components of an instruction are its op code and one or more ____. a. clock cycles (time interval between 2 CTP) c. gates b. boolean values d. operands (component field of an instruction containing a data value or address used as input to or output from a specific processing operation.)

_____ 5. a. ADD b. AND ____

A(n) ____ operation generates false unless the input bit values are 1 and 1. c. OR d. XOR

6. A(n) ____ operation transforms a 0 bit value to 1 and a 1 bit value to 0. a. ADD c. OR b. AND d. NOT

____

7. What operation generates false when applied to the input values 1 and 1? a. AND c. inclusive OR b. exclusive OR d. NOT

____

8. What operation generates true when applied to the input values 1 and 1? a. NOT c. exclusive OR b. ADD d. inclusive OR

____

9. What is the result of a one bit left shift instruction on an operand containing an unsigned binary number? a. the number is divided by two c. two is subtracted from the number b. the number is multiplied by two d. two is added to the number

____ 10. What is the relationship between the number of data types supported by a CPU and the size of that CPU's instruction set? Instruction set is set of all machine language instructions that can be executed by a cpu a. the number of data types equals the number of instructions b. instruction set size increases as the number of supported data types increases c. instruction set size decreases as the number of supported data types increases d. there is no relationship between them

____ 11. A CPU typically implements multiple instruction formats to account for differences among instructions in the ____. Instruction format is length and order of the op code and operands within a machine language instruction a. number of operands c. cycle time b. clock cycle ____ 12. What is a hertz? a. a type of integrated circuit (miniaturized electronic circuit) b. a specific instruction format d. program counter c. one cycle per second. d. one second per cycle

____ 13. How do you compute the cycle time (seconds) of a processor? a. one divided by the clock rate (in Hz) b. the clock rate (in Hz) divided by one c. the processor clock rate (in Hz) divided by bus clock rate (in Hertz) d. the bus clock rate (in Hz) divided by processor clock rate (in Hertz) ____ 14. CPU performance when manipulating single precision floating point numbers is measured in ____. a. GHz c. MFLOPS -Million Floating point OperationPer Second

b. MHz

d. MIPS Millions of instructions per second

____ 15. Doubling word size ____ CPU transistor count. Word size is fixed number of bits handled by system a. less than doubles c. more than doubles b. doubles d. has no relationship to

____ 16. What name describes an electrical circuit that implements a boolean or other primitive processing function on single bit inputs? a. gate implements a primitive Boolean op or c. microchippf by transforming input signals

b. Transistor (semiconductor device to amplify electrical circuits)

d. microprocessor

____ 17. What causes heat generation within electrical devices? a. Coercivity (force to lower magnetism) c. Moore's Law b. resistance (change enegy from a form toanother

d. Rock's Law (fab cost doubles every 4 years

____ 18. Reducing circuit length in a microprocessor results in ____. a. increased word size c. increased resistance b. increased clock rate (rate at which clock d. faster processing pulses are generated, unit is hertz) ____ 19. Which of the following devices does not contain multiple transistors or gates in a single sealed package?

3

a. Integrated circuit(semiconductor device, manufactured as a single unit, that incorporates multiple gates.) b. Microchip

c. Microprocessor d. Semiconductor (material with resistance properties that can be tailored between those of conductor and insulator by adding chemical impurities)

____ 20. What name best describes a semiconducting device that contains all of the components of a CPU? a. microchip (semiconductor device that c. integrated circuit implements integrated electronic components in a single unit.) b. microprocessor d. transistor (solid state electrical switch that forms the basic component of most computer circuitry) ____ 21. As microprocessor circuit size is reduced, operating voltage should be ____. a. increased c. unchanged b. decreased d. constant

____ 22. Increasing a microprocessor's clock rate does not increase ____. a. heat generation c. resistance b. program execution speed d. PSW (Program status word bit strings held inthe register that stores information (flags) in each bit)

____ 23. The CPU incurs a(n) ____ when it must access storage devices that are slower than its own cycle time. a. refresh cycle (Period during a dynamic c. wait state (delay experienced by a random access memory refresh operation computer processor when accessing when the storage device is unable to external memory or another device that is respond to a read or write request) slow to respond.) b. offset (register that hold a memory address d. rest state offset, which is added to each explicit memory reference)

____ 24. The frequency at which the system clock generates timing pulses is the ____ of the system. a. cycle time (single operation within a series c. execution cycle of similar operations) b. clock rate d. program counter ____ 25. Which of the following is a storage location that holds inputs and outputs for the ALU? a. Control unit c. I/O device b. ALU d. Register

Short Answer 3 points each 26. What component is the heart of your computer? This vital component is in some way responsible for

every single thing your computer does. It determines, at least in part, which operating systems you can use, which software packages are available to you, how much energy your PC uses, and how stable your system will be, among other things. It also dictates how much your system will cost. CPU27. Why is silicon used to make microchips? Cheap, known characteristics, ease of manufacturing.

28. The process for physically applying the logical design of the processor to the chip is called

____________________________?; in this step, transistors and tiny wires are built onto the chip in a series of ten or more layers (called masks). photolithography29. What are 3 reasons microchips are packaged in larger carriers? Heat, protection from elements, connection to board 30. Why did chip manufacturers change from DIP to PGA packaging? Reduce distance induced time delay 31. What chips are created with permanent combinational circuits? ROM 32. Claude Shannon realized Boolean Algebra could be used for what purposes? Analysis and design of electronic circuits 33. The Quine-Mckluskey Method is used for what purpose? Simplification of multivariable circuit designs

34. List four major factors in CPU design that relate to performance measurements of the processor? Clock speed: Time intervals between two clock timing pulses word size : number of bits of data items that a CPU can process in one operation, instruction set: set of all machine language instruction to be executed cache: area of highspeed memory that hold portions of data also held with another storage.

5

35. Describe what a functionally complete set of gates is and give 3 examples. Set of gates which enable a complete circuit design. AND,OR,NOT OR, NOT AND,NOT NAND, NOR

Problem 36. Simplify the following expression: 5 points

F= AB*(ABCD+ABC+AC+AB+PQ+RST+MIC+KEY+MOU+SE)37. Given the following truth table; derive both the SOP and POS expressions and design a circuit for one of

the expressions using standard graphical symbols. 15 points A B C F 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0

IFSM 310 Test 2 Fall 2003 Answer SectionMULTIPLE CHOICE 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: ANS: A D B D B D B D B B A C A C C A B D D B B D C B D

SHORT ANSWER 26. ANS: CPU 27. ANS: Cheap, known characteristics, ease of manufacturing. 28. ANS: photolithography 29. ANS: Heat, protection from elements, connection to board 30. ANS: Reduce distance induced time delay 31. ANS: ROM 32. ANS:

7

Analysis and design of electronic circuits 33. ANS: Simplification of multivariable circuit designs 34. ANS: Clock speed, word size, instruction set, cache 35. ANS: Set of gates which enable a complete circuit design. AND,OR,NOT OR, NOT AND,NOT NAND, NOR PROBLEM 36. ANS: F=AB 37. ANS: NOTAandNOTBandC+NOTAandBC+AandNOTBandC