©1985 Burr-Brown Corporation PDS-617G Printed in U.S.A. August, 1993

Precision Unity GainDIFFERENTIAL AMPLIFIER

INA105

DESCRIPTIONThe INA105 is a monolithic Gain = 1 differentialamplifier consisting of a precision op amp and on-chipmetal film resistors. The resistors are laser trimmedfor accurate gain and high common-mode rejection.Excellent TCR tracking of the resistors maintainsgain accuracy and common-mode rejection overtemperature.

The differential amplifier is the foundation of manycommonly used circuits. The INA105 provides thisprecision circuit function without using an expensiveprecision resistor network. The INA105 is available in8-pin plastic DIP, SO-8 surface-mount and TO-99metal packages.

Sense

V+

Output

V–

Ref

–In

+In

5

7

6

4

1

2

325kΩ 25kΩ

25kΩ25kΩ

®

FEATURES CMR 86dB min OVER TEMPERATURE

GAIN ERROR: 0.01% max

NONLINEARITY: 0.001% max

NO EXTERNAL ADJUSTMENTSREQUIRED

EASY TO USE

COMPLETE SOLUTION

HIGHLY VERSATILE

LOW COST

PLASTIC DIP, TO-99 HERMETIC METAL,AND SO-8 SOIC PACKAGES

APPLICATIONS DIFFERENTIAL AMPLIFIER

INSTRUMENTATION AMPLIFIERBUILDING BLOCK

UNITY-GAIN INVERTING AMPLIFIER

GAIN-OF-1/2 AMPLIFIER

NONINVERTING GAIN-OF-2 AMPLIFIER

AVERAGE VALUE AMPLIFIER

ABSOLUTE VALUE AMPLIFIER

SUMMING AMPLIFIER

SYNCHRONOUS DEMODULATOR

CURRENT RECEIVER WITH COMPLIANCETO RAILS

4mA TO 20mA TRANSMITTER

VOLTAGE-CONTROLLED CURRENTSOURCE

ALL-PASS FILTERS

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bl vd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FA X: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SBOS145

®

INA105 2

INA105AM INA105BM INA105KP, KU

PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS

SPECIFICATIONSELECTRICALAt +25°C, VCC = ±15V, unless otherwise noted.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumesno responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to changewithout notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrantany BURR-BROWN product for use in life support devices and/or systems.

GAINInitial(1) 1 V/VError 0.005 0.01 0.01 0.025 %

vs Temperature 1 5 ppm/°CNonlinearity(2) 0.0002 0.001 %

OUTPUTRated Voltage IO = +20mA, –5mA 10 12 VRated Current VO = 10V +20, –5 mAImpedance 0.01 ΩCurrent Limit To Common +40/–10 mACapacitive Load Stable Operation 1000 pF

INPUTImpedance(3) Differential 50 kΩ

Common-Mode 50 kΩVoltage Range(4) Differential ±10 V

Common-Mode ±20 VCommon-Mode Rejection(5) TA = TMIN to TMAX 80 90 86 100 72 dB

OFFSET VOLTAGE RTO(6), (7)

Initial 50 250 500 µVvs Temperature 5 20 5 10 µV/°Cvs Supply ±VS = 6V to 18V 1 25 15 µV/Vvs Time 20 µV/mo

OUTPUT NOISE VOLTAGE RTO(6), (8)

fB = 0.01Hz to 10Hz 2.4 µVp-pfO = 10kHz 60 nV/√Hz

DYNAMIC RESPONSESmall Signal Bandwidth –3dB 1 MHzFull Power Bandwidth VO = 20Vp-p 30 50 kHzSlew Rate 2 3 V/µsSettling Time: 0.1% VO = 10V Step 4 µs

0.01% VO = 10V Step 5 µs0.01% VCM = 10V Step, VDIFF = 0V 1.5 µs

POWER SUPPLYRated ±15 VVoltage Range Derated Performance ±5 ±18 VQuiescent Current VO = 0V ±1.5 ±2 mA

TEMPERATURE RANGESpecification –40 +85 °COperation –55 +125 –40 +85 °CStorage –65 +150 –40 +125 °C

Specification same as for INA105AM.

NOTES: (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) 25kΩ resistors are ratio matched but have ±20% absolute value. (4) Maximum input voltage without protection is 10V more than either ±15V supply(±25V). Limit IIN to 1mA. (5) With zero source impedance (see “Maintaining CMR” section). (6) Referred to output in unity-gain difference configuration. Note that thiscircuit has a gain of 2 for the operational amplifier’s offset voltage and noise voltage. (7) Includes effects of amplifier’s input bias and offset currents. (8) Includes effectsof amplifier’s input current noise and thermal noise contribution of resistor network.

®

INA1053

PIN CONFIGURATIONS

Top View TO-99

INA105AMINA105BM

NOTE: (1) Performance grade identifier box for small outline surface mount.Blank indicates K grade. Part is marked INA105U.

Ref

–In

+In

V–

No Internal Connection

V+

Output

Sense

1

2

3

4

8

7

6

5

(1)

8

7

62

1

3

4

5

Tab No InternalConnection

Output

V+

V–

Sense

Ref

–In

+In

Case internally connected to V–. Make no connection.

Top View DIP/SOIC

ELECTROSTATICDISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brownrecommends that all integrated circuits be handled withappropriate precautions. Failure to observe proper handlingand installation procedures can cause damage.

ESD damage can range from subtle performance degradationto complete device failure. Precision integrated circuits maybe more susceptible to damage because very small parametricchanges could cause the device not to meet its publishedspecifications.

ABSOLUTE MAXIMUM RATINGS

Supply ................................................................................................ ±18VInput Voltage Range ............................................................................ ±VS

Operating Temperature Range: M .................................. –55°C to +125°CP, U ................................ –40°C to +85°C

Storage Temperature Range: M ..................................... –65°C to +150°C P, U ................................. –40°C to +125°CLead Temperature (soldering, 10s) M, P ....................................... +300°CWave Soldering (3s, max) U .......................................................... +260°COutput Short Circuit to Common .............................................. Continuous

PACKAGEDRAWING TEMPERATURE

PRODUCT PACKAGE NUMBER (1) RANGE

INA105AM TO-99 Metal 001 –40°C to +85°CINA105BM TO-99 Metal 001 –40°C to +85°CINA105KP 8-Pin Plastic DIP 006 –40°C to +85°CINA105KU 8-Pin SOIC 182 –40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of datasheet, or Appendix C of Burr-Brown IC Data Book.

PACKAGE/ORDERING INFORMATION

®

INA105 4

SMALL SIGNAL RESPONSE(No Load)

Time (µs)

Out

put V

olta

ge (

mV

)

0 5 10

+50

0

–50

STEP RESPONSE

Time (µs)

Out

put V

olta

ge (

V)

–10

to +

10

0 4 8 12 16

SMALL SIGNAL RESPONSE(RLOAD = , CLOAD = 1000pF)

Time (µs)

Out

put V

olta

ge (

mV

)

0 5 10

+50

0

–50

Ω∞MAXIMUM VOUT vs IOUT

(Negative Swing)

–IOUT (mA)0

VO

UT (

V)

–17.5

–15

–12.5

–10

–7.5

–5

–2.5

0–2 –4 –6 –8 –10 –12

VS = ±5V

VS = ±12V

VS = ±15V

VS = ±18V

CMR vs FREQUENCY

Frequency (Hz)10

CM

R (

dB)

110

100

90

80

70

60100 1k 10k 100k

AM, KP, U

BM

MAXIMUM VOUT vs IOUT(Positive Swing)

IOUT (mA)0

VO

UT (

V)

17.5

15

12.5

10

7.5

5

2.5

06 12 18 24 30 36

VS = ±5V

VS = ±12V

VS = ±15V

VS = ±18V

TYPICAL PERFORMANCE CURVESAt TA = 25°C, VS = ±15V, unless otherwise noted.

®

INA1055

COMMON-MODE INPUT RANGE vs SUPPLY(Difference Amplifier Connected, VOUT = 0)

Supply Voltage (V)±3

Inpu

t Ran

ge (

V)

36

30

24

18

12

6

0±6 ±9 ±12 ±15 ±18 ±21

Negative CMV

Positive CMV

POWER SUPPLY REJECTIONvs FREQUENCY

Frequency (Hz)1

PS

RR

(dB

)

140

120

100

80

60

4010 100 1k 10k 100k

V–

V+

TYPICAL PERFORMANCE CURVES (CONT)At TA = 25°C, VS = ±15V, unless otherwise noted.

APPLICATION INFORMATIONFigure 1 shows the basic connections required for operationof the INA105. Power supply bypass capacitors should beconnected close to the device pins.

The differential input signal is connected to pins 2 and 3 asshown. The source impedances connected to the inputs mustbe nearly equal to assure good common-mode rejection. A5Ω mismatch in source impedance will degrade the com-mon-mode rejection of a typical device to approximately80dB. If the source has a known mismatch in source imped-ance, an additional resistor in series with one input can beused to preserve good common-mode rejection.

The output is referred to the output reference terminal (pin1) which is normally grounded. A voltage applied to the Refterminal will be summed with the output signal. This can beused to null offset voltage as shown in Figure 2. The sourceimpedance of a signal applied to the Ref terminal should beless than 10Ω to maintain good common-mode rejection.

Do not interchange pins 1 and 3 or pins 2 and 5, even thoughnominal resistor values are equal. These resistors are lasertrimmed for precise resistor ratios to achieve accurate gainand highest CMR. Interchanging these pins would not pro-vide specified performance.

FIGURE 1. Basic Power Supply and Signal Connections.

V3

5

6

3

INA105

VOUT = V3 – V2

2

R3

R1 R2

R4

V225kΩ 25kΩ

25kΩ

25kΩ

1µF

V–

4

1µF

V+

7

1

®

INA105 6

FIGURE 2. Offset Adjustment.

FIGURE 3. Precision Difference Amplifier.

For low source impedance applications, an input stage using OPA27 opamps will give the best low noise, offset, and temperature drift performance.At source impedances above about 10kΩ, the bias current noise of theOPA27 reacting with the input impedance begins to dominate the noiseperformance. For these applications, using the OPA111 or dual OPA2111FET input op amp will provide lower noise performance. For lower cost usethe OPA121 plastic. To construct an electrometer use the OPA128.

R1 R2 GAIN CMRR MAX NOISE AT 1kHzA1, A2 (Ω) (Ω) (V/V) (dB) IB (nV/√HZ)

OPA27A 50.5 2.5k 100 128 40nA 4OPA111B 202 10k 100 110 1pA 10OPA128LM 202 10k 100 118 75fA 38

FIGURE 4. Precision Instrumentation Amplifier.

5

6

3

INA105

2

V1

1

V00utput

A2

A1

R2

R2

R1

–In

V1

+In

VO = (1 + 2R2/R1) (V2 –V1)

FIGURE 5. Current Receiver with Compliance to Rails.

V3

5

6

3

VO

INA105

VO = V3 – V3Offset AdjustmentRange = ±300µV

2

R3

R1 R2

R4

V2

10Ω

499kΩ

10Ω

100kΩ

+15V

–15V

1

V3

5

6

3

V0

INA105BM

V0 = V3 – V2Gain Error = 0.005%CMR = 100dBNonlinearity = 0.0002%

2

R3

R1 R2

V2

25kΩ

+In

–In

25kΩ

R4

25kΩ 25kΩ

1

V–

5

6

3

INA105

2

1001%

Ω

1

V00 to 2V

IIN0 to 20mA

1001%

Ω

®

INA1057

FIGURE 6. Precision Unity-Gain Inverting Amplifier.

FIGURE 7. ±10V Precision Voltage Reference.

FIGURE 8. ±5V Precision Voltage Reference.

FIGURE 9. Precision Unity-Gain Buffer.

FIGURE 10. Pseudoground Generator.

5

6

2

(V+)/2

INA105

V+

1

7

4

V+

CommonCommon

3

FIGURE 11. Precision Average Value Amplifier.

5

6V0

INA105

V0 = – V2Gain Error = 0.01% maximumNonlinearity = 0.001% maximumGain Drift = 2ppm/°C

2V2

1 3

V1

5

6

1

3

2

V0

INA105

V0 = V1Gain Error = 0.001% maximum

5

6

1

3

INA1052

4

2+15V

6

–10V Out

+10V Out

REF10

5

6

V+

INA105

1 3

REF10+5V Out

–5V Out

2

6

4

2V1

5

6

1

3

2

V0

INA105

V0 = (V1 + V3)/2, ±0.01% maximum

V3

®

INA105 8

FIGURE 15. Precision Bipolar Offsetting.

–10Vto

+10VInput

5

6

1

3

2

Output

INA105

4

2

6

(1)

0 to +10V Output±2ppm/°C

10VREF10

DeviceVFC320VFC100DAC80DAC703XTR110

Output0-10kHz0-FCLOCK/20-FS (12 bits)0-FS (16 bits)4-20mA

NOTE: (1) Unipolar Input Device.

FIGURE 12. Precision (G = 2) Amplifier.

V1

5

6

1

3

V0

INA105

V0 = 2 • V1Gain Error = 0.01% maximumGain Drift = 2ppm/°C

2

FIGURE 16. Precision Summing Amplifier with Gain.

V1

6

1

3

V0

INA105

V3

2 5

R1 R2

V0 = 1 + R2R1

V1 + V32( )( ) For G=10,

See INA106.

FIGURE 13. Precision Summing Amplifier.

V1

5

6

1

3

V0

INA105

V0 = V1 + V3, ±0.01% maximum

2

V3

FIGURE 14. Precision Gain = 1/2 Amplifier.

V3

5

6

3

2

INA105

1

V0

V0 = V3/2, ±0.01%

= 1/2 V3

±20V

®

INA1059

FIGURE 17. Instrumentation Amplifier Guard Drive Generator.

FIGURE 18. Precision Summing Instrumentation Amplifier.

V1

5

6

3

1

INA105

V0 = V3 + V4 – V1 – V2

2

V2

V3

5

6

3

1

V0

INA105

2

V4

Shield

5

6

1

2

INA105

A1

A2

1A3 Output

3

Noise (60Hz hum)

Noise (60Hz hum)

Transducer orAnalog Signal

2+VCC

13–VCC

9 14 Common

10kΩ

10kΩ

10kΩ

10kΩ

INA101AG

876

20kΩ

20kΩ

3

4

5

10

11

12

RG

100kΩ

OffsetAdjust

®

INA105 10

FIGURE 22. Differential Output Difference Amplifier.

5

6

3

INA105

2

V01

1

5

6

3

INA105

2

V01 – V02 = 2 (V2 – V1)

V02

1

V2

V1

FIGURE 19. Precision Voltage-to-Current Converter withDifferential Inputs.

FIGURE 21. Isolating Current Source.

FIGURE 23. Isolating Current Source with Buffering Ampli-fier for Greater Accuracy.

FIGURE 20. Differential Input Voltage-to-Current Converterfor Low IOUT.

5

6

3

INA1052

1V1

V2

LoadIO = (V1 – V2) (1/25k + 1/R)For R 200 , Figure 24 willprovide superior performance.

IOΩ

R

R

≅

5

6

3

INA105

2

1V3

V2

LoadIO = (V3 – V2)/R

IO

R

5

6

3

INA105

2

1V3

V2

Load IO

R

R

Gate can be+VS –5V

IO = (V3 – V2) (1/25k + 1/R)

R < 200Ω

5

6

3

INA1052

1V3

V2

Load IO

R

Gate can be+VCC –5V

IO = (V3 – V2)/R

R 200 Ω≥

®

INA10511

FIGURE 25. Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain.

FIGURE 24. Window Comparator with Window Span and Window Center Inputs.

FIGURE 26. Digitally Controlled Gain of ±1 Amplifier.

5

6

3

2

1

8

9

Window Center + Window Span

5

6

3

1

HI

INA105

2GO

LO

10

7

VIN

Lower Limit 5

3

2Upper Limit

INA105

4115Window

Comparator

Window Span0 to +5V

WindowCenter±10V

Window Center–Window Span

5

6

3

INA105

2

1

Load

IO = (E2 – E1) (1 +2R2/R1) (1/25k + 1/R)NOTE: (1) See Figure 5 for op amp recommendation.

IO

R

(1)

V1

V2

+In

–In

(1)

R1

R2

R2

R

V+

1kΩ

5

6

3

1

INA105

2

1

VODG188

V1

LogicIn

Logic In

0

1

VO

–V1

+V1

®

INA105 12

FIGURE 27. Boosting Instrumentation Amplifier Common-Mode Range From ±5 to ±7.5V with 10V Full-Scale Output.

FIGURE 28. Precision Absolute Value Buffer.

FIGURE 29. Precision 4-20mA Current Transmitter.

V1Input

5

6

3

1

V0 = |V1|

INA105

2

R4

R3

R1 R2

OPA111

10pFD1

D2

R52kΩ

5

6

3

INA1052

1

4

2+15V OPA27

REF10 610V

4 to 20mAOut

0 to 10VIn

12.5kΩ 1kΩ

50kΩ

50.1Ω

50.1Ω

RLOAD

INA105

A1

V1

V2

A2

R1

5

6

1

3

2

V0 = 200 (V2 – V1)A3

R149.5Ω

R2 R2

R2 R2

ConventionalInstrumentation

Amplifier (e.g., INA101 or INA102)A = 100

INA105A = 2

R149.5Ω

PACKAGE OPTION ADDENDUM

www.ti.com 25-Aug-2018

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status(1)

Package Type PackageDrawing

Pins PackageQty

Eco Plan(2)

Lead/Ball Finish(6)

MSL Peak Temp(3)

Op Temp (°C) Device Marking(4/5)

Samples

INA105AM NRND TO-99 LMC 8 1 Green (RoHS& no Sb/Br)

AU N / A for Pkg Type INA105AM

INA105BM NRND TO-99 LMC 8 1 Green (RoHS& no Sb/Br)

AU N / A for Pkg Type INA105BM

INA105KP ACTIVE PDIP P 8 50 Green (RoHS& no Sb/Br)

CU NIPDAU | Call TI N / A for Pkg Type INA105KP

INA105KPG4 ACTIVE PDIP P 8 50 Green (RoHS& no Sb/Br)

Call TI N / A for Pkg Type INA105KP

INA105KU ACTIVE SOIC D 8 75 Green (RoHS& no Sb/Br)

CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA105U

INA105KU/2K5 ACTIVE SOIC D 8 2500 Green (RoHS& no Sb/Br)

CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA105U

INA105KU/2K5E4 ACTIVE SOIC D 8 2500 Green (RoHS& no Sb/Br)

CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA105U

INA105KUE4 ACTIVE SOIC D 8 75 Green (RoHS& no Sb/Br)

CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA105U

(1) The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.PREVIEW: Device has been announced but is not in production. Samples may or may not be available.OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substancedo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI mayreference these types of products as "Pb-Free".RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide basedflame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Aug-2018

Addendum-Page 2

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuationof the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finishvalue exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on informationprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken andcontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device PackageType

PackageDrawing

Pins SPQ ReelDiameter

(mm)

ReelWidth

W1 (mm)

A0(mm)

B0(mm)

K0(mm)

P1(mm)

W(mm)

Pin1Quadrant

INA105KU/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

INA105KU/2K5 SOIC D 8 2500 367.0 367.0 35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

Pack Materials-Page 2

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to itssemiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyersshould obtain the latest relevant information before placing orders and should verify that such information is current and complete.TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integratedcircuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products andservices.Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and isaccompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduceddocumentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statementsdifferent from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for theassociated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designersremain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers havefull and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI productsused in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, withrespect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerousconsequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm andtake appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer willthoroughly test such applications and the functionality of such TI products as used in such applications.TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended toassist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in anyway, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resourcesolely for this purpose and subject to the terms of this Notice.TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TIproducts, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specificallydescribed in the published documentation for a particular TI Resource.Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications thatinclude the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISETO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTYRIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, orother intellectual property right relating to any combination, machine, or process in which TI products or services are used. Informationregarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty orendorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of thethird party, or a license from TI under the patents or other intellectual property of TI.TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES ORREPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TOACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OFMERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUALPROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OFPRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES INCONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEENADVISED OF THE POSSIBILITY OF SUCH DAMAGES.Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, suchproducts are intended to help enable customers to design and create their own applications that meet applicable functional safety standardsand requirements. Using products in an application does not by itself establish any safety features in the application. Designers mustensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products inlife-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., lifesupport, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, allmedical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applicationsand that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatoryrequirements in connection with such selection.Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2018, Texas Instruments Incorporated