goepel presentation for electronics next 2010
TRANSCRIPT
![Page 1: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/1.jpg)
1
Delhi, 24.-26.02.2010GOEPEL electronics ASIA Limited 2010
![Page 2: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/2.jpg)
2ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
IntroductionRalph DresslerApplication EngineerR&D Manager JTAG / Boundary Scan
GOEPEL electronics Asia Ltd.高普電子亞洲有限公司
Unit 223A, 2/F, Core Building 2HONG KONG SCIENCE PARK
Shatin, N.T., Hong Kong
Mobil: +852-6418-9562Fax: +852-2810-4494
![Page 3: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/3.jpg)
3ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Overview
• Introduction• Electrical Test of PCBA - the test problem• Limitation of Functional Test• Limitation of In Circuit Test• Idea of JTAG / Boundary Scan• 20 years IEEE1149.1• JTAG / Boundary Scan Test Solutions in
Practice• Conclusion
![Page 4: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/4.jpg)
4ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Electrical test of PCBA (PCBA - printed circuit board assembly)
v
v
combinatorial logic (and, or, nand, ...)
sequential logic (flip flop)
I1
I2
I3
Ix
x number of inputs
y number of flip flops
FF1
FF2
FFy
![Page 5: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/5.jpg)
5ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Electrical test of PCBA - the test problem
v
I1
I2
I3
Ix
x number of inputs
y number of flip flops
FF1
FF2
FFy
V = 2V number of test vectors
(x+y)V = 2 = 65536
(8+8)
![Page 6: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/6.jpg)
6ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Test time (Limitation of Functional Test)• Calculation if we apply every 1 micro second a new test vector
x y V (Number of test vectors) time
5 5 over 1.000 about 1 ms
10 10 over 1.000.000 about 1 sec
15 15 over 1.000.000.000 about 18 min
20 20 over 1.000.000.000.000 about 2 years
25 25 over 1.000.000.000.000.000 about 2.000 years
How complex is your board?
![Page 7: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/7.jpg)
7ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Partitioning
v
I1
I2
I3
Ix
FF1
FF2
FFy
➡Fixture for functional test➡Long Test development time➡Detailed knowledge of the board is needed
additional test access points
Expansive
Test!
![Page 8: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/8.jpg)
8ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
In Circuit Test (ICT)
v
I1
I2
I3
Ix
FF1
FF2
FFy
➡Bed of nails
test point on every net
![Page 9: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/9.jpg)
9ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Limitation of In-Circuit-Test (ICT)
?➡Placing of the test points➡Expansive Fixture➡No models for highly integrated devices
![Page 10: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/10.jpg)
10
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Idea of JTAG / Boundary Scan
Replace the physical nails by silicon nails (Boundary Scan Cells)
Physical nailsof the fixture
![Page 11: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/11.jpg)
11
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Boundary Scan Devices
![Page 12: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/12.jpg)
12
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Normal Function after Power UP
![Page 13: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/13.jpg)
13
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Boundary Scan Test Mode (EXTEST)
![Page 14: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/14.jpg)
14
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
20 years of standard IEEE1149.1
• 1985: Joint European Test Action Group (JETAG)• 1986: Joint Test Action Group• 1990 (February): The IEEE Testability Bus Standard
Commitee accepted the proposal of the JTAG group:
• IEEE 1149.1 Standard Test Access Board and Boundary-Scan Architecture was approved
• 1999: IEEE 1149.4 Standard for a Mixed-Signal Test Bus (Analog)
• 2003: IEEE 1149.6 Standard for Boundary-Scan Testing of Advanced Digital Networks (AC Coupled)
![Page 15: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/15.jpg)
15
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
JTAG / Boundary Scan (IEEE 1149.1)
• JTAG/Boundary Scan is possibly the most resourceful test access technique around.
Similar to In-Circuit Test (ICT), but without physical bed of-nail adapters, it detects structural fault locations by utilizing thousands of test points - with only four test bus lines.
![Page 16: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/16.jpg)
16
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Typically devices on a digital board
Boundary Scan
RAMFLASH
Logic Cluster
Interfaces
Testbus Interface
DisplayClock LEDs
Power Supply
Transparent Logic
![Page 17: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/17.jpg)
17
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Access by JTAG / Boundary Scan
91
Testbus Interface Boundary Scan Power Supply
Logic Cluster
RAMFLASH
Interfaces
DisplayClock LEDs
Transparent Logic
![Page 18: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/18.jpg)
18
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Scan Booster/USB
Scan Booster/PCI
Scan Booster/PEC
Scan Booster/USB-FXT
![Page 19: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/19.jpg)
19
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Testcoverage
• Power OK?
PLD
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
• Infrastructure test
• Interconnection test
![Page 20: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/20.jpg)
20
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Testcoverage
• Power OK?
PLD
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
• Infrastructure test
• Interconnection test
• Memory test
![Page 21: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/21.jpg)
21
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Testcoverage
• Power OK?
PLD
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
• Infrastructure test
• Interconnection test
• Memory test
• Flash test
![Page 22: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/22.jpg)
22
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Testcoverage
• Power OK?
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
• Infrastructure test
• Interconnection test
• Memory test
• Flash test
• Flash programming
• PLD programming
PLD• Cluster test
![Page 23: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/23.jpg)
23
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Testcoverage
• Power OK?
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
• Infrastructure test
• Interconnection test
• Memory test
• Flash test
• Flash programming
• PLD programming
PLD• Cluster test
• Interface test
![Page 24: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/24.jpg)
24
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Extended JTAG / Boundary Scan
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
PLD
CION
CION
A
D
RS232
IEEE1149.1
CION
TDI
TDI
TDI
TDO
TDO
TDO
Customer adapteror GÖPEL I/O module(s)
![Page 25: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/25.jpg)
25
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Interface test (Interconnection test)
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
PLD
CION
CION
A
D
RS232
IEEE1149.1
CION
TDI
TDI
TDI
TDO
TDO
TDO
Customer adapteror GÖPEL I/O module(s)
![Page 26: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/26.jpg)
26
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Interface test (Cluster test)
TDI
TDO
TDI
TDO
µP
UUT
POWER IEEE1149.1
RAM 1...4
FLASH 1...2
A
D
C
A
D
C
C (FLASH)
A
D
C (RAM)
CLK
DISPLAY(LED / LCD)
version?
CLUSTER
RS232
D
ACLK
PLD
CION
CION
A
D
RS232
IEEE1149.1
CION
TDI
TDI
TDI
TDO
TDO
TDO
Customer adapteror GÖPEL I/O module(s)
![Page 27: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/27.jpg)
27
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
![Page 28: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/28.jpg)
28
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Boundary Scan Controller
SFX/USL 1149-X
SFX/PCI 1149-X
SFX/PCIe 1149-X
SFX/PXI 1149-X
SFX/ASL 1149-X
![Page 29: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/29.jpg)
29
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
SFX-TAP4/FXT
SFX-TAP7SFX-TAP2
SFX-TAP6
TAP Transceiver
![Page 30: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/30.jpg)
30
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
ANALOG I/ODIGITAL I/O
I/O Module
DIFFERENTIAL I/O
Bus Access Cables (BACs)
•RS232, RS422, RS485•10/100-Mbit-LAN•CAN, LIN•USB 2.0 Master/Slave•Bluetooth
![Page 31: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/31.jpg)
31
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
CION Module
FXT ModulePCIe
PCIDIMM
SO-DIMM
![Page 32: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/32.jpg)
32
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Best In Test 2010:
Vote for JULIET Desktop Tester
JULIETJULIET JJtag UUnLILImitEEd TTester
![Page 33: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/33.jpg)
33
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
JULIET Hardware Best In Test 2010:
Vote for JULIET Desktop Tester
![Page 34: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/34.jpg)
34
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Get the total Coverage
• SCANFLEX I/O MODULE• CION MODULE• JULIET (JTAG Unlimited Tester)• Integration in AOI/AXI• Integration in Functional Tester• Integration in Flying Probe Tester• Integration in ICT Tester
![Page 35: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/35.jpg)
35
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Conclusion
• JTAG / Boundary Scan is the key technology for testing of todays digital boards!
• To Get the total Coverage! you can• use Extended JTAG / Boundary Scan test solutions• use the JULIET tester• integrate in your existing test environment (like ICT,
Flying Probe, Functional test equipment)
• JTAG / Boundary Scan can be used in the whole life cycle of a product (development, production and service)
• JTAG / Boundary Scan is a cost effective test method!
![Page 36: Goepel Presentation for Electronics Next 2010](https://reader034.vdocuments.site/reader034/viewer/2022051015/553d89434a7959d4238b46ba/html5/thumbnails/36.jpg)
36
ElectronicsNext 2010New Delhi, India
20 years of standard IEEE1149.1
Thank you for your
attention!