fpga edk using bsb to create a new micro blaze
TRANSCRIPT
-
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
1/27
FPGA EDK: Using BSB to create a new MicroBlaze projectThis is a step by step visual guide to create a custom MicroBlaze architecture on an XUPV2P
board using Xilinx EDK 10.1
Note: CLICK ON THE IMAGES FOR A BETTER RESOLUTION [rename the downloaded
file with .jpg extension to open it]
Note: This tutorials is accompanied by a source code, please visit the link below, select the
FPGA sheet at the bottom of the page and perform a page search with the topic name as the
search parameter.
http://www.afflatustechtronics.org/tutorials/basics.html
Note: More FPGA based projects, source codes and tutorials at:
http://www.afflatustechtronics.org/resources/fpga
Note: Direct Links. Projects: http://www.afflatustechtronics.org/projects/projectlist.html
Tutorials: http://www.afflatustechtronics.org/tutorials
Note: To aid this demonstration we will be designing a custom MicroBlaze architecture
called MicroBlazeLite.
1. Start Xilinx XPSchoose the option as indicated below and click OK
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.afflatustechtronics.org/tutorials/basics.htmlhttp://www.afflatustechtronics.org/resources/fpgahttp://www.afflatustechtronics.org/projects/projectlist.htmlhttp://www.afflatustechtronics.org/tutorialshttp://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_123dmh96m5z_bhttp://docs.google.com/File?id=dgcrz7qw_123dmh96m5z_bhttp://www.afflatustechtronics.org/tutorialshttp://www.afflatustechtronics.org/projects/projectlist.htmlhttp://www.afflatustechtronics.org/resources/fpgahttp://www.afflatustechtronics.org/tutorials/basics.html -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
2/27
2. Choose your project path and click OK
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_125c9hc4skd_bhttp://docs.google.com/File?id=dgcrz7qw_125c9hc4skd_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
3/27
3. Opt to create a new design and click Next
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_126fc3pzmf5_bhttp://docs.google.com/File?id=dgcrz7qw_126fc3pzmf5_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
4/27
4. Choose your board and click next
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_127mg462vrq_bhttp://docs.google.com/File?id=dgcrz7qw_127mg462vrq_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
5/27
5. Select the MicroBlaze architecture option and click next
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_128g66x6jgb_bhttp://docs.google.com/File?id=dgcrz7qw_128g66x6jgb_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
6/27
-
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
7/27
7. To keep the custom MicroBlaze architecture simple, we will deselect Ethernet and
SysACE
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_130hsw4szf2_bhttp://docs.google.com/File?id=dgcrz7qw_130hsw4szf2_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
8/27
8. We will not require SDRAM for the MicroBlazeLite architecture, so deselect it
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_131vkkbvwdt_bhttp://docs.google.com/File?id=dgcrz7qw_131vkkbvwdt_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
9/27
9. MicroBlazeLite requires a timer module which can be accessed by clicking Add
Peripheral
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_132gt3tkmd8_bhttp://docs.google.com/File?id=dgcrz7qw_132gt3tkmd8_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
10/27
10. Select XPS Timer and click OK
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_133c7dxv2c9_bhttp://docs.google.com/File?id=dgcrz7qw_133c7dxv2c9_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
11/27
-
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
12/27
12. The BSB will generate 2 test applications which we will need to test the proper
working of the architecture so leave the settings on the this window as default and
click Next
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_135dcbf2pg3_bhttp://docs.google.com/File?id=dgcrz7qw_135dcbf2pg3_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
13/27
13. This sections allows us to select the memory to host the Memory Test application,
leave as default and click next
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_1368pgf6bhg_bhttp://docs.google.com/File?id=dgcrz7qw_1368pgf6bhg_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
14/27
-
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
15/27
15. Review the architecture and click Generate
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_138fxcq6qgr_bhttp://docs.google.com/File?id=dgcrz7qw_138fxcq6qgr_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
16/27
16. Complete the BSB wizard by clicking Finish
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_139cvp8r3dm_bhttp://docs.google.com/File?id=dgcrz7qw_139cvp8r3dm_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
17/27
17. The BSB generates our architecture and displays the System Assembly View, note
that this will not generate the bitstream for us, we will have to manually do that in the
next step
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_140fvr5mjgk_bhttp://docs.google.com/File?id=dgcrz7qw_140fvr5mjgk_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
18/27
-
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
19/27
19. Now that the MicroBlaze architecture bitstream has been generated, we will have to
build the application project and append it to the bitstream. Right click on the
Memory Test application in the Project Window and click Build Project
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_142wfhrtnfb_bhttp://docs.google.com/File?id=dgcrz7qw_142wfhrtnfb_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
20/27
20. Now that the Memory Test application has been built, Device Configuration
Download Bitstream will program the FPGA fabric but before you do this step
make sure that the board is connected to the PC USB port and powered on
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_143frwg8wvs_bhttp://docs.google.com/File?id=dgcrz7qw_143frwg8wvs_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
21/27
21. While the previous step is in progress, open a HyperTerminal window with 9600, 8,
N, 1 settings. Once the FPGA is programmed you should see the following output in
the HyperTerminal window but if you are too slow in opening the HT window you
might not see the output so click on the board reset button and you should be able to
see the output
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_144crqcv2cc_bhttp://docs.google.com/File?id=dgcrz7qw_144crqcv2cc_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
22/27
22. To test the Peripheral program, you will have to build the project first.
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_145gbrx9tgp_bhttp://docs.google.com/File?id=dgcrz7qw_145gbrx9tgp_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
23/27
23. Once the project has been build, right click on Peripheral Test and click Mark to
Initialize BRAM. This is configure the bitstream with the peripheral test program
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_146hs5kxrcq_bhttp://docs.google.com/File?id=dgcrz7qw_146hs5kxrcq_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
24/27
24. Device Configuration Update Bitstream
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_147qgjs7h3f_bhttp://docs.google.com/File?id=dgcrz7qw_147qgjs7h3f_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
25/27
25. Device Configuration Download Bitstream
AFFLATUS 2009 - Ashwin Vijayakumar[[email protected]]
http://www.ashwinvijayakumar.co.nr/mailto:[email protected]:[email protected]://www.ashwinvijayakumar.co.nr/http://docs.google.com/File?id=dgcrz7qw_148d95hpvdg_bhttp://docs.google.com/File?id=dgcrz7qw_148d95hpvdg_b -
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
26/27
-
8/3/2019 FPGA EDK Using BSB to Create a New Micro Blaze
27/27