eindhoven university of technology master design of a new

80
Eindhoven University of Technology MASTER Design of a new carrier recovery loop using decision feedback for a 16-state QAM demodulator Gulikers, R.H.E. Award date: 1991 Link to publication Disclaimer This document contains a student thesis (bachelor's or master's), as authored by a student at Eindhoven University of Technology. Student theses are made available in the TU/e repository upon obtaining the required degree. The grade received is not published on the document as presented in the repository. The required complexity or quality of research of student theses may vary by program, and the required minimum study period may vary in duration. General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain

Upload: others

Post on 23-Feb-2022

1 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Eindhoven University of Technology MASTER Design of a new

Eindhoven University of Technology

MASTER

Design of a new carrier recovery loop using decision feedback for a 16-state QAMdemodulator

Gulikers, R.H.E.

Award date:1991

Link to publication

DisclaimerThis document contains a student thesis (bachelor's or master's), as authored by a student at Eindhoven University of Technology. Studenttheses are made available in the TU/e repository upon obtaining the required degree. The grade received is not published on the documentas presented in the repository. The required complexity or quality of research of student theses may vary by program, and the requiredminimum study period may vary in duration.

General rightsCopyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright ownersand it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain

Page 2: Eindhoven University of Technology MASTER Design of a new

EINDHOVEN UNIVERSITY OF TECHNOLOGY

FACULTY OF ELECTRICAL ENGINEERING

TELECOMMUNICATIONS DIVISION EC

DESIGN OF A NEW CARRIER RECOVERY LOOP

USING DECISION FEEDBACK

FOR A 16-STATE QAM DEMODULATOR

by R.H.E. Gulikers

Report of the graduation work

accomplished from 15-01-1988 to 27-10-1988

Professor: prof. ir. J. van der Plaats

Supervisor: ir. A.P. Verlijsdonk

The faculty of electrical engineering of the Eindhoven University of

Technology disclaims any responsibility for the contents of training

reports and graduation theses.

Page 3: Eindhoven University of Technology MASTER Design of a new

SUMMARY

This graduation work deals with decision-directed carrier recovery

circui ts for 16-state QAM signals. At present, these circuits employ

baseband remodulation techniques to regenerate a coherent reference

carrier signal; during this graduation project the concept of

decision-directed IF remodulation has been investigated. In this report

several IF remodulation circuits are proposed and compared to the

currently used baseband remodulation circuits. The most promising IF

remodulation circuit is analyzed in detail; it converts the 16-state QAM

signal into a 3-ary ASK signal, which contains a discrete carrier

component that can be tracked by a Phase Locked Loop (PLL). Several parts

of the remodulation loop are frequency dependent; therefore a heterodyne

PLL configuration is chosen to ensure good performance even when the

carrier frequency of the received 16-state QAM signal departs from its

nominal value. For the symbol timing recovery, an Early-Late tracking loop

is proposed, which uses decision feedback as well. Several parts of the

decision-directed demodulator have been realized in hardware, for a

16-state QAM signal employing a symbol rate of 1 Msymbols/sec

(corresponding to a bit rate of 4 Mbits/sec) and an IF carrier frequency

of 70 MHz. Most of the remaining circuits are already designed in detail

for hardware realization.

Page 4: Eindhoven University of Technology MASTER Design of a new

CONTENTS

1. Introduct ion 1

2. The 16-QAM modem: principle of operation 4

3. Decision directed demodulators based on a Costas loop 7

3.1. The error signal and the phase Jitter variancein the absence of noise 8

4. Modifying the IF 16-QAM signal to regeneratea discrete carrier component 11

5. Data-aided phase shifting to obtain a 3-ary ASK signal 15

6. Derivation of the phase detector characteristicin the presence of noise and the symbol error probability 19

6.1. Analysis of the operation of the loop 19

6.2. Symbol error probability 25

7. Symbol timing recovery 28

7.1. Derivation of the error signal (or S-curve) 29

7.2. Symbol timing for the various dataand remodulation-control signals 31

8. Remodulation control circuits 34

9. Implementation of the loop filter in the carrier recovery loop .... 37

9.1. Dimensioning the loop filter 38

9.2. Dimensioning the window detector •............................ 41

10. Conclusions and recommendations 43

References 45

Page 5: Eindhoven University of Technology MASTER Design of a new

Appendix A: Derivation of the power density spectraof several relevant data signals A-1

Appendix B: Derivation of the various error signalsincluding modulation noise B-1

Appendix C: Calculation of the VCO output phase jitteras a result of the modulation noise C-1

Appendix D: Derivation of the average symbol error probabilityconditioned on a given loop phase error D-1

Appendix E: Realization of the demodulator E-1

Page 6: Eindhoven University of Technology MASTER Design of a new

1. INTRODUCTION

During the last two decades, communication systems have been employing

digi tal modulation techniques more and more frequently. In the 1960s and

early 1970s the predominant modulation techniques were binary and

four-phase PSK (with a spectral efficiency of 1 b/s/Hz and 2 b/s/Hz

respectively), but the crowded conditions prevailing in many regions of

the radio spectrum have created a need for improved spectrum utilization

techniques.

Speaking about digital communications, one might first think of satellite

communications, where bandwidth is very precious indeed, but modulation

methods which have a spectral efficiency of more than 2 b/s/Hz require

more signal power (a higher carrier-to-noise ratio at the input of the

receiver) for a given bit-error-rate. Most operational satellite systems

are power 1imi ted: the avai lable ratio of energy per bit to noise power

density (or the ratio of carrier power to noise power) is insufficient to

enable the utilization of spectral efficient (more than 2 b/s/Hz)

modulation techniques. In digital terrestrial communications however, the

available power is not such a limiting factor as in satellite

communications. In the late 1970s and early 1980s digital terrestrial

microwave systems with a spectral efficiency between 3 and 6 b/s/Hz have

been developed.

One of these spectral efficient modulation methods is known as

quadrature-amplitude-modulation (QAM) , also known as

amplitude-phase-keying (APK) because the information is contained in both•the amplitude and the phase of the modulated signal. In the following we

will be concentrating on 16-ary QAM signals (or 16-QAM signals for short):

two four-level data streams are used to modulate the ampl i tude of twoo

carrier signals (of the same frequency) shifted by exactly 90 , and the

sum of the two resulting AM signals gives the 16-state QAM signal. The

four-level data streams result from a binary data stream which first is

• Another frequently encountered term is quadrature amplitude-shiftkeying (QASK).

1

Page 7: Eindhoven University of Technology MASTER Design of a new

commuted into two separate binary data streams (each having half the bit

rate of the original data stream); next each of these binary data streams

is converted into a four-level data stream having a symbol rate equal to

one-fourth of the original bit rate. Thus the 16-QAM signal has a

theoretical spectral efficiency of 4 b/s/Hz.

A 16-QAM modulator produces a suppressed-carrier signal, and therefore it

is not possible to use a simple carrier-tracking loop (or a narrow

bandpass fi Iter) in the demodulator to recover the carrier signal. The

carrier recovery circuit must contain a suitable nonlinearity to

regenerate a discrete spectral component at the carrier frequency. This

nonlinearity can preceed the actual tracking loop, but it is also possible

to introduce nonlinearities within the tracking loop itself. An example of

the former is the squaring loop; examples of the latter are the Costas

loop and the remodulator (also called inverse modulator or reverse

modulator). To obtain a discrete carrier component from a 16-QAM signal,

at least a fourth-order nonlinearity is required in the demodulator. This

means that the variance of the noise-caused jitter of the recovered•

carrier phase wi II be approximately 42=16 times as large as that of an

ordinary loop tracking a pure carrier of the same amplitude in the same

noise. Where a simple PLL might be able to hold lock down to 0 dB loop

signal-to-noise ratio, a tracking loop for a 16-QAM demodulator can be

expected to lose lock around +12 dB.

In essence, the demodulators mentioned above remove modulation from the

carrier to be tracked by multiplying the demodulated message waveform in

analog form. Better noise rejection is possible if the message symbols are

optimally detected and the digital message value is used for the

modulation-removal multiplication. This type of carrier recovery circuit

uses decision feedback; it is said to be decision directed or data aided.

It has less noise-caused jitter of the. reference carrier because the

operation of data detection rejects noise better than the

analog-multiplication circuits do .

• The exact number depends on the input signal-to-noise ratio and thenature of the nonlinearity being used.

2

Page 8: Eindhoven University of Technology MASTER Design of a new

Several types of decision directed circuits for the demodulation of 16-QAM

signals have been developed, all being modifications of an ordinary Costas

loop. The principle of operation is the same for all of these circuits:

the modulation is removed by multiplying the baseband analog message

waveform by the detected digital message value. The objective of this

graduation project was to develop a decision directed 16-QAM demodulator,

which removes the modulation by modifying the incoming IF signal using the

detected data. The bit rate should be 4 Mbits/sec, so the symbol rate is

1 Msymbols/sec. The IF carrier frequency of the incoming 16-QAM signal is

70 MHz.

In Chapter 2 the principle of operation of a 16-QAM modem is explained.

The baseband remodulators mentioned above are briefly discussed in

Chapter 3; IF remodulation is investigated and compared with the baseband

circuits in Chapter 4. In Chapter 5 the chosen method of IF remodulation

is further discussed; several problems that might occur in implementing

this remodulation method (and the way to avoid them) are discussed as

well. The operation of the proposed carrier recovery loop in the presence

of noise is examined mathematically in Chapter 6, along with the symbol

error probability for the 16-QAM system. Symbol timing is of vital

importance in decision-directed circuits; the clock recovery circuits

which are necessary to obtain a reliable symbol timing reference are

discussed in Chapter 7. In Chapter 8 the actual remodulation control

circuits are discussed; in Chapter 9 a closer look is taken at an

important subcircuit of the carrier recovery loop (the loop filter). The

realized electronic circuits are shown and discussed in Appendix E.

3

Page 9: Eindhoven University of Technology MASTER Design of a new

2. THE 16-QAM MODEM: PRINCIPLE OF OPERATION

A block diagram of a 16-QAM suppressed-carrier modulator is shown in

Fig. 2.1. The data stream from a binary source, having a bit rate of

f b bits/sec, is commuted into two binary data streams, each having a rate

of f b/2. The following two-to-four-level baseband converters convert these

f b/2 rate data streams into four-level PAM signals having a symbol rate of

f s =fb/4 symbols/sec. If premodulation LPFs are used, as shown in Fig. 2.1,

then the minimum bandwidth of these filters is fs/2=f

b/8 Hz. The minimum

IF bandwidth requirement equals the double-sided minimum baseband

bandwidth, that is f s =fb/4 Hz. Thus a (theoretical) spectral efficiency of

4 b/s/Hz has been obtained.

l& .c..t..Q....

Fig. 2.1. 16-QAH modulator block diagram [1},[2}.

The transmitted signal can be represented as

set) = V2ox(t)cosw t - V2oy(t)sinw t ,c c

where w is the carrier radian frequency, andc

co

x(t) = ~ akP(t-kTs )

k=-co

co

and yet) = ~ bkP(t-~Ts)'k=-co

T =l/f is the symbol duration; pet) is the baseband pulse shape of eachs s

transmi t ted symbol, often assumed to be confined to the time interval

O<t<T , although this is not always true (e. g. in the case of Nyquists

filtering). The quadrature amplitudes ~ and bk can take on equally likely

val ues from the set {-3A, -A, A,3A}. The signal-state space diagram (also

called the phase-amplitude plane) for the 16-QAM signal is shown in

Fig. 2.2. It consists of two concentric squares of signal points (or

4

Page 10: Eindhoven University of Technology MASTER Design of a new

phasors) with each pair of adjacent points separated by 2A.

,III,- --j- --.... --....... ---e - - - - - - -.

I I" II I I I I

I I l ' ,I 2A I I I ,I I I I ,

I ~ I I' II I' I I ....e- - - - - - .. - - _ - - - e - - - - - - -... --I I I , __ .. - I r-I I: -"~-"f :

----~-------~--- ..~--~-u-----t----I I' II I I I ,, I I 1 I

.-------e---~--~-------.I I I I fI I I I II I 1 f I

+-2A-+ " ,I I I' II I I' II I I I I

• - - - - - - - e- - - .... - - ... - - - - - --,,,,,

a ... ctan (1/31

Fig. 2.2. Signal-state space diagram of a 16-QAH signal.

Fig. 2.3. 16-QAH demodulator block diagram [1],[2].

5

Page 11: Eindhoven University of Technology MASTER Design of a new

A generalized block diagram of a coherent 16-QAM demodulator is shown in

Fig. 2.3. The blocks CR and STR stand for "carrier recovery" and "symbol

timing recovery" respectively; these blocks are of vital importance for

the performance of the demodulator. After lowpass fi ltering the

demodulated signals in the I arm and the Q arm, the resulting signals x(t)

and yet) are fed to the four-to-two-level PAM converters, each consisting

of a multiple-threshold comparator (implemented here as three

single-threshold binary-output comparators) and a logic circuit that

converts the output of the comparator into a f b/2 rate binary signal.

Finally, the x2 data combiner (a parallel-to-serial converter) provides

the desired binary signal output at bit rate f b .

6

Page 12: Eindhoven University of Technology MASTER Design of a new

3. DECISION DIRECTED DEMODULATORS BASED ON A COSTAS LOOP

A number of decision directed carrier recovery loops for 16-QAM signals

have been developed [8], [9]; all of these are modifications of a

four-phase Costas loop. Fig. 3.1a and b show the block diagrams of two of

these circuits. The remodulat ion is a baseband process: the demodulated

(analog) quadrature signals and the detected data (the digital output of

the decision blocks) are mixed to obtain a control signal for the carrier

regenerating VCO. In section 3.1 this control signal (or error signal)

will be derived.

1e et.et..g .....

f---------....,....------+ C~tr~J I

Oet.. QV rtJ

Fig. 3.1a. Block diagram of a decision-directed 16-QAH demodulatorusing baseband remodulation.

7

Page 13: Eindhoven University of Technology MASTER Design of a new

1'5 .t.t.QA>o<

Fig. 3.1b. Block diagram of another decision-directed 16-QAN demodulatorusing baseband remodulation; this circuit actually is amodification of the circuit in Fig. 3.1a.

3.1. The error signal and the phase jitter variance

in the absence of noise

The circuits in Fig. 3.1a and b cannot remove the modulat ion completely

from the 16-QAM signal: the error signal fed to the loop filter will still

contain some sort of modulation. This will show up as phase jitter in the

VCO output signal. thus deter i orat i ng the stabi I i ty of the recovered

carrier signal. It is instructive to calculate the phase jitter variance

in the absence of noise at the input of the receiver, and use the result

as a figure of merit for these carrier recovery circuits.

The input BPF is assumed to be symmetrical about the carrier frequency;

its bandwidth is much greater than liT to avoid distortion of thes

received signal. The output of the BPF can be represented as

s.(t) = v2·x(t)cos(w.t+B.) - v2·y(t)sin(w.t+B.) •1 1 1 1 1

where x(t)

Chapter 2.

plt) • { ~

and yet) are the four-level data signals as defined

We will assume that the pulse shape pet) is rectangular:

for O<t<Ts

for all other t

8

in

Page 14: Eindhoven University of Technology MASTER Design of a new

When the loop is locked, the veo output signalo

+90 shifted signal is -v2·V sin(wit+8 ). The

o 0

(discarding the double-frequency terms):

v [xCt)cos8 - yCt)sin8 ] ,o e e

where 8e = 8 i - 80

Cthe phase error).

The Q-arm multiplier output is:

v [xCt)sin8 + yCt)coS8 ].o e e

is v2·V cosCw.t+8 ) and theo 1 0

I-arm multiplier output is

Assuming that 8 is small, the output of the I -arm decision circuit ise •xC t), and the output of the Q-arm decision circuit is yCt). The output of

the summator (a differential amplifier) is the error signal vdCt):

vdCt) = K V [x2Ct) + lCt)] sin8s 0 e

where K is the summator gain factor.s

The signal x2Ct) + lc t) can take on three different values: 2A2, 10A2 or

18A2

. The values 2A2 and 18A2 have a probability of occurrence of ~ each,4

and the probability for 10A2 is ~. The power density spectrum SCf) of2

x2Ct)+y2(t) can be found from Appendix A, Equation CA.4):

2sinc (fT )s

C3. 1 )

vdCt) can be split in a wanted part Cthe average vdCt) ) and a modulation

ripple n Ct), also called the modulation noise:m

E[vdCt)] = K V sin8 E[x2(t) + y2 Ct )] = 10A2K V sin8 .s 0 e s 0 e

We define Kd = 10A2Ks

Vo ; then vd(t) = Kdsin8

e. K

dis analogous to the

phase-detector gain factor of an ordinary PLL .

•If 8 is not small enough, the decision circuits might make a wrong

edecision, depending on the level of their input signals. It can be

shown that the characteristic of the error signal is an odd and

periodic function of a with period 1[/2. This is not surprising whene

one realizes that the 16-QAM signal set has quadrant symmetry, i.e. a

rotation of 1[/2 radians produces no change in the constellation of

signal points. CSee also Fig. 2.2).

9

Page 15: Eindhoven University of Technology MASTER Design of a new

We define Nm

The power density spectrum of n (t) can be found from (3.1):m

42282 .22Sm(f) = 32A (KsVosinge) Ts sinc (fTs ) = 25 Kd Tssln ge sinc (fTs )

16 2 . 2 2= 25 Kd Tssln ge ; then Sm(f) = (Nm/2)sinc (fTs )'

The phase of the veo output signal Is 9 (t) = e-rtT + 9 (t)j fromo 0 noAppendix e we can find the variance of the phase jitter 9no

N Bm L

K 2d

= 16 T B . 2925 s LS1n

e

co

where and H(f) =

F(f) is the transfer function of the loop filter; K is the veo gainv

factor. H(f) is called the closed-loop transfer function (by analogy to an

ordinary PLL); B is the noise bandwidth of the loop.L

In the next chapter, several decision-directed configurations using IF

remodulation will be proposed; the result obtained here will be compared

with similar results derived for these new IF remodulators.

10

Page 16: Eindhoven University of Technology MASTER Design of a new

4. MODIFYING THE IF 16-QAM SIGNAL TO REGENERATE

A DISCRETE CARRIER COMPONENT

The decision directed circuits of Fig. 3.1a and b use baseband

remodulation to obtain a control signal for the carrier-generating VCO. It

is also possible to modify the IF 16-QAM signal to regenerate a discrete

spectral component at the carrier frequency; this component can be tracked

by an ordinary PLL to obtain a "clean" carrier signal. The fundamental

block diagram of such a demodulator is shown in Fig. 4.1.

a.to. Il( (t.)

O.t.. Qy (t.l

____________________ •• !'J..J-.:lIeo

r~---------------------~---_·---------': ',,

Fig. 4.1. Carrier recovery using decision feedback by means of IFremodulation.

Refering to the signal-state space diagram of Fig. 2.2, we see that the

16-QAM signal (consisting of 16 phasors) contains no discrete carrier

component. If the 16 phasors could be reduced to 8 phasors in two adjacent

quadrants (by means of "remodulation"), a discrete carrier component would

be obtained. This could be done by multiplying the 16-QAM signal by +1 or

-1, depending on the quadrant in which the momentary 16-QAM phasor is

situated. This results in the signal-state space diagram of Fig. 4.2a.

11

Page 17: Eindhoven University of Technology MASTER Design of a new

e. c .II+- ... ----4I I I,I II' II I I

r-" ----,I I I

---~----~--r--~----1---

~-~----~: I II I II I I,I IT-+---- ..II

b. :

+IIII..­I

--~----·--~--~----1--·I I I... _+---- ..I I II I II I I: I ,T-·---- ..II

I

~I

IIII,.,

--~----+--r-~~---f---" ,7'_: AI V"l\II I, \I

+--41I ,, .

~'" - 80· - er-cten (1/31

- 71.8·

Fig. 4.2. Signal-state space diagrams for the "remodulated" 16-QAl1 signal:

a. reduction to 8 phasors in two adjacent quadrants,b. reduction to 4 phasors in one quadrant,c. reduction to a 3-ary ASK signal.

If necessary. the resulting 8 phasors can be reduced to 4 phasors in one

quadrant.o

by means of a 90 phase shift if the momentary phasor is

situated in the unwanted quadrant. Now the signal-state space diagram of

Fig. 4.2b results.

Another way of reducing the 8 phasors in Fig. 4.2a is by shifting the

phases of these phasors in such a manner, that all resulting phasors have

the same phase. In Fig. 4.2c the resul ting signal-state space diagram is

shown. The "one-phase signal" can have three different amplitudes: it is a•3-ary ASK signal (or 3-ASK signal for short).

So we have three options to investigate:

option 1: reduction to 8 phasors in two adjacent quadrants, by means of

multiplication by +1 or -1. (See Fig. 4. 2a).

option 2: reduction to 4 phasors in one quadrant, by means of

multiplication by +1 or -1 (yielding the solution of option 1),o 0

and a 90 or a phase shift. (See Fig. 4.2b) .

• ASK = Amplitude Shift Keying.

12

Page 18: Eindhoven University of Technology MASTER Design of a new

option 3: reduction to 3 phasors having the same phase, by means of

multiplication by +1 or -1 (yielding the solution of option 1),

and a phase shift that yields the desired phase. (See

Fig. 4. 2c).

Whatever solution will be chosen from the options in Fig. 4.2a, b or c,

the resulting IF signal will still contain some sort of modulation, just

I ike the "baseband remodulators" in the previous chapter. Again this wi 11

show up as phase jitter in the vce output signal. In Appendix B is derived

that in all three cases the output of the phase detector (the error

signal) can be written as:

where Kd is the phase-detector gain factor, ae is the phase error and

n (t) is the modulation noise. The power density spectrum of n (t) ism m

S (f) = (N /2)sinc2 (fT ).m m s

Nm is a funct ion of Kd ,

function of a , dependente

is derived in Appendix B.

T and a : N = Kd~ f (a ) , where f (a ) is as ems e eon the chosen option. For all three cases, f(a )eThe results are:

for option 1: f(a ) = (l + 4cos2a )/2e e

for option 2: f(a ) = 1/4e

for option 3: f(a )22-8V5 sin2a= 9+4V'5e e

K 2d

a 2 =no

The variance of the vee output phase can be found from Appendix C:

N Bm L

B is the noise bandwidth of the PLL as defined in Chapter 3. The ratioL

N /K 2 can be calculated for the three different options:m d

option 1:

option 2:

Nm T (l + 2 )/2-- 4cos aK 2 S e

d

Nm T /4--K 2 S

d

13

Page 19: Eindhoven University of Technology MASTER Design of a new

22-8,,15 . 29+4\15 Sln 8e == T

s

Nm

K 2d

If e is small, then cos2e ~ 1 and sin2e «1; option 1 then reduces toe e e2

N /Kd

~ 2. 5· T .m s

option 3:

For the baseband remodulators we found:

K 2d

Nm = 16 T . 2e =

25 sSln e

Clearly, option 1 is not interesting anymore, since it will yield a large

phase jitter compared to the baseband remodulators. The same is true for

option 2. Option 3 however yields a gain of 4.5 dB (a factor 2.8) compared

to the baseband remodulators of Chapter 3. This option will be further

examined in the next chapters.

14

Page 20: Eindhoven University of Technology MASTER Design of a new

5. DATA-AIDED PHASE SHIFTING TO OBTAIN A 3-ARY ASK SIGNAL

In order to convert the 16-QAM signal into a 3-ary ASK signal, a

mult iplier and several decision-directed phase shifters are needed. This

is depicted in Fig. 5.1; the recovered data determine which phase shifter

will be chosen. These phase shifters can be implemented as a tapped delay

1ine, a tapped coaxial cable, see Fig. 5.2. Thus the phase shifts are

actually realised by making use of the time delay that occurs in a cable .

.- .. - .... _.... _--_ ....I

Fig. 5.1. Converting the 16-QAN signal into a 3-ary ASK signal.

~L.L.

Todltrnoduleto,..

Fig. 5.2. A tapped coaxial cable can be used to implement the phaseshifters in Fig. 5.1.

15

Page 21: Eindhoven University of Technology MASTER Design of a new

To obtain a phase shift of 1800

for an IF signal at 70 MHz, a cable length

of about 1.4 m is needed. At radio frequencies (RF) the cable length would

have to be several centimeters or even smaller than a centimeter, and then

this small cable has to be tapped at several spots. This is quite

impractical, and therefore the phase shifting will be implemented in the

IF stage of the receiver. One should not choose the IF frequency too low:o

for a 180 phase shift at 5 MHz, a cable length of 20 m is needed, which

again is not very practical. Furthermore a 16-QAM signal at 5 MHz is

relatively more broadband than a 16-QAM signal at 70 MHz (with the same

symbol rate of the modulating data); the distortion caused by the

(non-ideal) cable might be considerably large if the former frequency is

used.

Another problem is the timing error that occurs as a result of the fact

that the delay time is not equal for all taps. (Of course not, otherwise

the different phase shifts would not be implemented!). Suppose that the

timing is correct for the signal at the beginning of the cable (the first

"tap"), i. e. the (recovered) data-clock is "in phase" with the data

(modulated on the IF carrier) at the first tap. At time t=kT switchings

occurs from one tap to another (possibly the same tap); if the "new" tap

is the first one, there is no problem, but if it is not the first one, the

"old" (phase-shifted) signal belonging to the time interval <(k-1)T ,kT >s s

will be fed to the following circuits, until the delay time from the•beginning of the cable to this tap has passed. The time period during

which the "wrong" signal is present at the input of the PLL, is t.ti=li/lj,

where i. is the length of the cable up to the i-th tap (the tap from which1

the signal is taken) and lj is the electromagnetical propagation velocity

in the cable. The maximum delay time is t.t =ljlj, where l is the totalmaxlength of the cable; this occurs at the last tap (the end of the cable).

The longer the cable, the longer the delay time will be. The result is a

larger phase jitter in the recovered carrier and a larger timing jitter in

the recovered clock. (The clock recovery circuits wi 11 be discussed in

Chapter 7). So this is another reason why the IF frequency should not be

• During the delay time, the correct IF phase will be present at thistap, but the data signal modulating the IF signal belongs to theprevious signaling interval «k-1)T ,kT >.

16

Page 22: Eindhoven University of Technology MASTER Design of a new

too low. The total length of the cable is

<I>max <I>max ~t = __0;\ = __0-

3600

c 3600

fc

(see also Fig. 2.2).

(f = liT ).s sT 360

0

fs c

~ = 1800

- 2oarctan(1/3) ~ 1430

'Pmax

where <I> is the maximum phase shift (expressed in degrees), and f ismax cthe frequency of the carrier signal (;\ is its wavelength in the cable).

<I> cThus 6t = maxof-l. Relative to the symbol duration T this becomes

max 360 0 c s

6tmax <l>max f s= __0-

If an IF signal at 5 MHz is being used, modulated by a data signal of

1 Msymbols/sec, the maximum delay time (relative to the symbol duration)

will be about 8%, which is considerably large. A signal at 70 MHz however

(with the same symbol rate of the modulating data) experiences a maximum

(relative) time delay of only 0.6%

The phase shifts obtained by the tapped cable are frequency dependent; if

the carrier frequency of the received 16-QAM signal is not exactly equal

to the nominal frequency for which the tap positions are calculated, then

the phase shifts will not be correct, resulting in a degradation of the

recovered carrier and thus a degradation of the performance of the

complete demodulator. Therefore it is better to use a heterodyne PLL

configuration, as shown in Fig. 5.3. Now the carrier frequency of the

"locked" to the fixed (and highly16-QAM signal wi 11 be converted and

stable) frequency of a crystal osci llator. The demodulation and

remodulation circuits of the receiver wi 11 be calculated for this fixed

frequency; no degradation results if the carrier frequency of the received

signal departs from its nominal value (within certain limits of course). A

frequency of 100 MHz is chosen for the crystal oscillator; then the total

length of the cable is about 80 em, and the timing error wi 11 only be

0.4%. A veo frequency of 30 MHz will be used to convert the input carrier

frequency of 70 MHz to 100 MHz (see Fig. 5.3).

17

Page 23: Eindhoven University of Technology MASTER Design of a new

IICO

--------------, .,

0.1.\1'

Toa."'oavleto'"

Fig. 5.3. Carrier recovery using a heterodyne PLL configuration.

18

Page 24: Eindhoven University of Technology MASTER Design of a new

6. DERIVATION OF THE PHASE DETECTOR CHARACTERISTIC

IN THE PRESENCE OF NOISE AND THE SYMBOL ERROR PROBABILITY

In this chapter the operation of the loop will be analized mathematically,

and an expression for the symbol error probability (conditioned on a given

phase error in the regenerated coherent carrier signal) will be derived.

6.1. Analysis of the operation of the loop

In this section the stochastic differential equation which describes the

operation of the loop in Fig 5.3 will be derived; this derivation will

also give us the phase detector characteristic (also known as the loop

S-curve). Several assumptions will be made:

- The pulse shape pet) of the data symbols is rectangular as in Chapter 3.

- The received signal is corrupted by additive white Gaussian noise with a

spectral density N /2.o

- The input BPF is symmetrical about the carrier frequency f.; its1

bandwidth is much greater than the symbol rate f , but much smaller thans

f (the fixed frequency of the crystal oscillator).c

- The loop bandwidth is much smaller than the symbol rate.

The third assumpt ion impl ies that the input BPF causes no cross talk

between the I and Q channels and that the pulse shape of its output signal

can be approximated as rectangular. Furthermore it implies that the noise

at its output can be characterized as a narrow-band Gaussian process; the

noise process correlation time is much less than the length of each

signaling interval, which means that the BPF output signal sees the noise

as essentially white. The fourth assumption implies that the phase process

(the phase of the VCO output signal) varies much more slowly than the

signal or noise process.

The output of the BPF can be written as

r.(t) = s.(t) + n.Ct)111

where

s.Ct) = v2o[x(t)cosCw.t+9.) - yCt)sin(wit+9

i)]

1 1 1

as in Chapter 3, and

19

Page 25: Eindhoven University of Technology MASTER Design of a new

n.(t) = v2·[n (t)cos(w.t+8.) - n (t)sin(w.t+8.)) •1 c lIS 11

the narrow-band Gaussian noise.

When the loop is locked, the veo output signal is

v2·V cos{(w -w.)t+8 } •o C 1 0

and the output of the first multiplier is

r(t) = s(t) + n(t) •

where

(6.1)

s(t) =

and

K Vml 0[x(t)cos(w t+8 ) - y(t)sin(w t+8 ))c c c c

n(t) = K V [n (t)cos(w t+8 ) - n (t)sin(w t+8 )).ml 0 c c c s c c

8 = 8. + 8 ; K is the multiplier gain factor.c 1 0 ml

The signal at the input of the coaxial cable is exp(-pTd)r(t); the Laplace

operator exp(-pTd ) (where p=jw) is used to denote the delay caused by the•fixed-delay circuit prior to the cable.

The remodulation control circuits decide which tap will be chosen for each

signal ing interval. The chosen phase shift (which might be wrong due to

the noise) for the signaling interval <kT. (k+l)T > is ¢k; for alls ssignaling intervals this can be written as

00

¢(t) = ~ ¢ku(t-kTs) •

k=-oo

where

u(tl = { ~

for O<t<Ts

for all other t(6.2)

It takes a time Td

to detect the data and form the remodulation control

signals; typically Td is in the order of Ts ' the symbol duration.

20

Page 26: Eindhoven University of Technology MASTER Design of a new

The correct "phase shift signal" 1s

00

¢(t) =~ ¢ku(t-kTs)'

k=-oo

We can define ¢k = ¢k + ~¢k' where ~¢k 1s the phase shift error for the

signaling interval <kT ,(k+l)T >; the "phase shift error signal" can bes s

written as

00

¢e(t) =~ ~¢ku(t-kTs) = ¢(t) - ¢(t).

k=-oo

The next step 1s multiplying the signal by +1 or -1, depending on the

quadrant in which the momentary 16-QAM phasor is situated. Mathematically

this operation can be included in the phase shifts ¢k and ¢k' Thus ¢k and

¢k can take on 12 different values, corresponding to the 12 different

phase angles in the signal-state space diagram of Fig. 2.2.

The easiest way to find a convenient mathematical expression for the

output signal z(t) of the second multiplier (the one after the cable) is

by using complex notation:

dt) = Re[~(t)] ;

~(t) = yet) + N(t) where

yet) = K Vml 0[x(t) + jy(t)] exp{j(w t+S )}

c cand

N(t) = K V [n (t) + jn (t)] exp{j(w t+S )}.ml 0 c s c c

Now the output signal of the second multiplier can be written in complex

notation as

Z(t) = K K Vexp(-pTd

) [Z(t) + Z (t)] ,ml m2 0 1 2

where

Z (t) = [x(t) + jy(t)] exp{j(w t+B )} exp{-j¢(t)}1 c c

and

Z (t) = [n (t) + jn (t)] exp{j(w t+B )} exp{-j¢(t)}.2 c s C c

K is the gain factor of the second multiplier.m2

Z (t) can be written as1

Z (t) = [x(t) + jy(t)] exp{-j¢(t)} exp{j¢ (t)} exp{j(w t+s )}.1 e c c

21

Page 27: Eindhoven University of Technology MASTER Design of a new

The factor [x(t) + jy(t)] exp{-j¢(t)} represents the 3-ASK modulation that

ideally should be obtained (no decision errors). This can be expressed as

vx2(t)+y2(t) exp(-j8 ), wherew

o 08 = 90 - arctan(1/3) = 71.6 (see also Fig. 4.2c).

w

Thus Z (t) can be written as1

/2 2'Z (t) = YX (t)+y (t) exp{j¢ (t)} exp{j(w t+8 -8 )}.

1 e c c w

Now we write Z (t) as2

Z (t) = [n (t) + jn (t)] exp{-j[¢(t)-8 ]} exp{j(w t+8 -8 )}.2 c S W C cw

z(t) = Re[Z(t)] = K K V exp(-pTd

) {Re[Z (t)] + Re[Z (t)]}ml m2 0 1 2

= K K V exp (-pTd

) [z (t) + z (t)].ml m2 0 1 2

z (t) = ~2(t)+y2(t)' [cos¢ (t)cos(w t+8 -8 ) - sin¢ (t)sin(w t+8 -8 )]1 e c cw e c cw

z (t) = N [t,¢(t)]cos(w t+8 -8 ) - N [t,¢(t)]sin(w t+8 -8 ) .2 I C cw Q c cw

where

N [t.¢(t)] = n (t)cos{¢(t)-8 } + n (t)sin{¢(t)-8 }I c wsw

and

N [t,¢(t)] = n (t)cos{¢(t)-8 } - n (t)sin{¢(t)-8 }Q s w c w

(6.3)

(6.4)

The output of the crystal oscillator is -v2 o V sinew t+8 ). The output e(t)x c x

of the phase detector (the third multiplier) is the error signal;

neglecting double frequency terms we find

e(t) = KKK V V /v2 o exp(-pTd

) [e (t) + e (t)] ,mt m2 m3 0 x 1 2

where

/2 2'e (t) = YX (t)+y (t) [cos¢ (t)sin8 + sin¢ (t)cos8 ]1 e e e e

and

e (t) = N [t,¢(t)]sin8 + N [t,¢(t)]cos8 .2 I e Q e

K is the gain factor of the third multiplier, and 8 = 8 -8 -8 them3 e c w x'loop phase error.

22

Page 28: Eindhoven University of Technology MASTER Design of a new

The instantaneous frequency of the veo output signal is proportional to

the error signal via the relation

8 (t) = K F(p)e(t) ,o v

where K is the veo gain factor and F(p) is the transfer function of thevloop fi 1ter (using Laplace transform notation); the dot denotes

differentiation with respect to time.

8 (t) = 8 (t) - 8.(t) = 8 (t) + 8 + 8 - 8. (t)o c 1 e w x 1

and thus

8 (t) = 8 (t) - 8.(t)o e 1

therefore we can write

8 (t) = 8.(t) + K F(p)e(t)e 1 v

= 8.(t) + KKK K V V /V2 o F(p)exp(-pTd

) [e (t) + e (t)]1 v ml m2 m3 0 x 1 2

The phase process 8 (t) varies much more slowly than the signal or noisee

process, and therefore we can take the statistical average of this

stochastic equation over the data and the noise:

ee(t) = 8.(t) + KKK K V V /V2 o F(p)exp(-PTd ) x1 v ml m2 m3 0 x

x {E[e (t) 18 ] + E[e (t) \e ]}1 e 2 e

(6.5)

where

E[e (t) 18 ] = E[/x2 (t)+l(t)' cos¢ (t) 18 ] sin8 +1 e e e e

+ E[£2(t)+/(t)' sin¢ (t) 18 ] cos8e e e

and

E[e (t) I8 ] = E[{N [t, ¢ ( t ) ]s i n8 + N [t, ¢ (t ) ]cos8 } 18 ]2 e I e Q e e

Using (6.3) and (6.4), e (t) can be written as2

e (t) = [n (t)sin8 + n (t)cos8 ] cos{¢(t)-8 } +2 C e s e ·w

- [n (t)cos8 - n (t)sin8 ] sin{¢(t)-8 }c e sew

= N'(t,9 )cos{¢(t)-8 } - N'(t,8 )sin{¢(t)-8 }lew Q e w

8e

time;

is essentially constant for the significant noise process correlation

therefore N'(t,8 ) and N'(t,8 ) can be characterized as zero meanI e Q e

Gaussian random processes N'(t) and N'(t) respectively, independent of 8 ,I Q e

23

Page 29: Eindhoven University of Technology MASTER Design of a new

with a spectpal density N /2 and E[N'Ct )N'Ct )] = 0 fop all values of to I 1 Q 2 1

and t . Furthepmope the noise ppocess coppelation time is much less than2

the length of the signaling intepval, and thepefope E[e Ct)18 ] can be2 e

WPit ten as

E[e2Ct)18e ] = vf[cos2{¢Ct)-8w} + sin2{¢Ct)-8w}]' NtCt) =

= NtCt)

whepe NtCt) is white Gaussian noise of spectpal

E[e Ct)18 ] tupns out to be independent of 8 .2 e e

densi ty N /2.o

Thus

We can define GC8 ) = E[e Ct) 18 ] and nopmalize this function of 8 toe 1 e e

unit slope at 8 =0:eI

g C8 ) = GC8 ) /G CO) ,e e

whepe the ppime denotes diffepentiation with pespect to 8 . C6.5) can nowe

be WPit ten asI

8 Ct) = 8.Ct) + KKK K V V GCO)/V2 o FCp)expC-pTd ) [gC8 ) + NDCt)/GCO)].e 1 v m1 m2 m3 0 x e ~

I

Defining Kd = KKK V V GCO)/v2 this becomes• • m1 m2 m3 0 x

I

8e Ct) = 8 i Ct) + KdKvFCp)expC-pTd ) [gC8e ) + NtCt)/GCO)].

Kd is analogous to the phase-detectop gain factop of an opdinapy PLL.

The exponential factop expC-pTd

) is apppoximately unity fop all w within

the loop bandwidth W. as WTd

« 1. Thepefope it can be neglected withL L

pespect to the steady-state pepfopmance of the loop. Now we appive atI

8 Ct) = 8. Ct) + KdK FC p) [g C8 ) + NDCt )/G CO)] ,e 1 v e ~

C6.6)

the stochastic diffepential equation which descpibes the opepation of the

loop; gC8 ) 1s the normalized phase detector characteristic op normalizedeloop $-curve.

24

Page 30: Eindhoven University of Technology MASTER Design of a new

6.2. Symbol error probability

In this section an expression for the average probability of symbol error

(conditioned on a given loop phase error) will be established.

The signal to be demodulated is given by (6.1):

r(t) = s(t) + n(t) ;

s(t) = K V [x(t)cos{w t+s (t)} - y(t)sin{w t+s (t)}]mt 0 c c c c

and

n(t) = K V [n (t)cos{w t+s (t)} - n (t)sin{w t+s (t)}]mt 0 c c c s c c

S (t) = S (t) + S + S .c e w x

The output of the crystal oscillator is -v'2 oV sin(w t+S ); shifting thex c;f.

phase by S +s ,where S is the static loop phase error, yieldsw es es

-v'2 oV sin(w t+S +S +s ) = -v'2 oV sin(w t+s ) (6.7)x c x w es x c cs

oThis reference carrier can be shifted by -90 to yield the quadrature

reference carrier

v'2 oV cos(w t+S ) (6.8)x c cs

Demodulating the signal r(t) using the reference carriers in (6.7) and

(6.8), we find the baseband signals r (t) and r (t), whereI Q

r (t) = K K V V /v'2o[x(t)cos{S (t)-S } - y(t)sin{S (t)-S }] +I mt m4 0 x c cs c cs

+ K K V V /v'2 o[n (t)cos{S (t)-S } - n (t)sin{S (t)-S }]mt m4 0 x c c cs s c cs

and

• This stat ic loop phase error results from the difference between the

incoming signal frequency and the free-running (zero control voltage)

frequency of the yeo: s = ~w/KdK F(O). If ~w is known, then thees vinfluence of S on the carrier signal used for demodulation can beescanceled by an appropriate phase shift.

25

Page 31: Eindhoven University of Technology MASTER Design of a new

rQ(t) = K K V v /v2 o [x(t)sin{S (t)-S } + y(t)cos{S (t)-S }] +ml m4 0 X C cs c cs

+ K K V V /v2 o [n (t)sin{S (t)-S } + n (t)cos{S (t)-S }]ml m4 0 X C C cs s c cs

K is the gain factor of the demodulation multiplier.m4

S (t)-S = S (t)-S . in the following will be assumed that 8 =0 (i.e.c cs e est esthere is no frequency deviat ion and/or a high-gain loop fi Iter is being

used) .

Defining K = K K V V /v2, we findq ml m4 0 x

rI(t) = K [x(t)cos{S (t)} - y(t)sin{S (t)}] +q e e

+ K [n (t)cos{S (t)} - n (t)sin{S (t)}]q c e s e

r (t) = K (x(t)sin{S (t)} + y(t)cos{S (t)}] +Q q e e

+ K [n (t)sin{S (t)} + n (t)cos{S (t)}]q c e s e

The phase process varies much more slowly than the signal or noise

process, so

quadrature

the noise components of r (t) and r (t) can be written asI Q

Gaussian noise processes n (t) and n (t) respectively,I Q

independent of S :e

r (t) = K [x(t)cosS - y(t)sinS ] + n (t)I q e e I

r (t) = K [x(t)sinS + y(t)cosS ] + n (t)Q q e e Q

(e.g. an

and r' (t).Q

sample

Each of these signals passes through a receive filter

integrate-and-dump filter or a Nyquist filter), yielding r'(t)I

The output of each receive filter is sampled every T seconds; thiss

is fed to a four-level quantizer for estimation of the received data. The

quantizer characteristic is given by

-- {-:~Aquant(z)

3A

for -CIlSz<-2Afor -2A:sz<0for 0:sz<2Afor 2A:sz<lXl

where z is the value of the sample.

In the expression for quant(z) we have assumed that K =1; this will notqhave any influence on the symbol error probability, as K appears in bothqthe signal and the noise.

26

Page 32: Eindhoven University of Technology MASTER Design of a new

The data estimates for the k-th signaling interval are ak and bk

; a

correct decision is made whenever ~=~ and bk=bk , where ak and bk are the

transmitted data symbols (see also Chapter 2).

Denoting the variance of the Gaussian noise process at the output of each

receive filter as u2, and defining ~=A/u, we can find the average

probability of symbol error (conditioned on a given loop phase error) as

2 3

P (ae) = iI I Q[~{l - (l-l)cosa + jsina }] +e e e1=-2 J=-3

2 2

-i I I Q[~{l - (l-l)cosa + (m-l) s i na }] xe e

1=-2 m=-2

x Q[~{m - (m-1)cosa - (l-l)sina }]e e

ex>

where Q(z) =~ Jexp c-y2/2JdY,

z

The summations over 1 and m are for even values only; the summation over j

is for odd values only. The derivation of this expression is given in

Appendix D.

For a perfectly synchronized 16-QAM system (a =0), this reduces toe

P (0)e

2

= i I1=-2

2

- i I1=-2

which agrees with [10].

In order to find the "overall" average symbol error probabi 1ity P , theeprobability density function pea ) of the (~odulo-2n reduced) loop phase

eerror must be known:

n

P = Jp (a )p(a )dae e e e e

-n

This involves solving the stochastic differential equation (6.6), an

operation which has not been executed yet.

27

Page 33: Eindhoven University of Technology MASTER Design of a new

7. SYMBOL TIMING RECOVERY

A problem not discussed so far is the symbol synchronization: the receiver

clock must be synchronized with the demodulated baseband symbol stream.

This is especially important in decision-directed demodulators. because

correct symbol timing information must be present in order to use the data

for remodulation purposes. If the symbol timing is not correct, the

remodulation process might fail to yield a suitable carrier signal. which

means that correct demodulation is not possible.

The recovery of the symbol timing information (also called clock recovery)

can be done by means of remodulation. Just like the carrier recovery in

this demodulator. A suitable configuration is the coherent Early-Late

tracking loop, which has proven to operate successfully in combination

with decision-directed carrier recovery in a BPSK demodulator [llJ.

Fig. 7.1 shows the block diagram of the Early-Late circuit.

(e-.~y ASK .1Q~.1

''''0''' ca"'''''la,...r"accve"'y c.l~Cuitl

Ramoc"""la':::lgnC°"'It,... a 1

Fig. 7.1. Block diagram of a coherent Early-Late tracking loop.

The input signal for the Early-Late circuit is taken from the carrier

recovery circuit: it is the "multiplexed" ,signal that comes out of the

tapped delay line, i. e. the remodulated 16-QAM signal Just before it

enters the second multiplier in Fig. 5.3. This is a zero-mean 6-ary ASK

signal, containing no discrete carrier component. In the second multiplier

of Fig. 5.3. this signal is turned into a 3-ary ASK signal (containing a

carrier component) using the binary signal

28

Page 34: Eindhoven University of Technology MASTER Design of a new

co

d(t) = ~ dku(t-kTS

)

k=-co

where dk can be +1 or -1 and u( t) is a rectangular pulse as defined in

(6.2). In the Early-Late circuit however, the 6-ary ASK signal

m(t)cos(w t+8) is being remodulated by two shifted versions of the signalc

d(t): the "early" signal d(t+T+T 14) and the "late" signal d(t+T-T 14).s s

This operation yields two signals containing a discrete carrier component;

for T=O these carrier components are of equal amplitude. After

substract ion, fi ltering and coherent detection, the difference in

amplitude of the two carrier components is used as an error signal for the

tracking loop. The output of the VCXO (which generates the receiver clock)

wi 11 be adjusted in such a way that the error signal becomes zero (i. e

T=O); when this condition is reached, the loop is locked.

7.1. Derivation of the error signal (or S-curve)

The input 6-ASK signal can be expressed as

set) = /2P m(t-T)cos(w t+8) ,c

where

co

met) = ~ mku(t-kTs )'

k=-co

u(t) is as defined in (6.2). mk

can take on six different values:

of 1mk = +1 or -1, each having a probabil i ty occurence of -8

+v'5 or -v'5, each having a probability of occurence of 1mk = -

4

mk = +3 or -3, each having a probability of occurence of ~8

T is the unknown time delay that should be estimated by the tracking loop:

the estimate of T determines the clock phase and thus the correct symbol

timing.

The early signal is d(t-r+T 14) and the late signal is d(t-r-T 14), wheres s

r = T - T, the estimate of T; T is the timing error.

29

Page 35: Eindhoven University of Technology MASTER Design of a new

Perfect demodulation will be assumed (no phase error); the coherent

reference carrier is v2·Y cos(w t+a). The input signal for the loop filtero c

can easily be verified to be (neglecting double frequency terms):

e(t) = K Y VP [m(t-T)d(t-T-T 14) - m(t-T)d(t-T+T 14)] •m 0 s s

where K is the total gain factor of the two successive multiplications.m

Assuming that the loop bandwidth is much smaller than the symbol rate, we

can take the statistical average over the data:

e(t) = K Y VP {E[m(t-T)d(t-T-T 14)] - E[m(t-T)d(t-T+T 14)]}m 0 s s

= K Y VP [R d(T-T 14) - R d(T+T 14)] •mo m s m s

where Rmd(a) is the cross-correlation function of met) and d(t):

Rmd(a) = E[m(t)d(t+a)]

= E[m(t)d(t+a)\A] peA) + E[m(t)d(t+a)IA] peA)

where A is the random event that t and t+a occur during the same symbol

interval; A is the complementary event that t and t+a do not occur during

the same interval. peA) and peA) are the respective probabilities of these

events; peA) = 1 - peA). peA) can be shown to be [3]:

peA) = { 01 - lal/Ts for lal~Tsfor lal>T

s

E[m(t)d(t+a)IA] = E[m(t)]E[d(t+a)] = 0

dk=+l if mk>O and dk=-l if mk<O; therefore we find

E[m(t)d(t+a)IA] = ~(1)(1) + ~(-1)(-1) + ~(1)(V5) + ~(-1)(-v5) +8 8 4 4

+ ~(1)(3) + ~(-1)(-3)8 8

= 1 + ~v52

Rmd(a) {(~ + ~vS)(1 - lalIT) for lal~T= s

for lal>Ts

= (1 + ~v5)A(a/T ) •2 s

where

A(x) = { ~ - Ixlfor Ixl~l

for Ixl>l

30

Page 36: Eindhoven University of Technology MASTER Design of a new

Thus the error signal is

e(t) = K V yP(1+~v5) [A(T/T -~) - A(T/T + ~)].m 0 2 S 4 S 4

This is depicted in Fig. 7.2.

• ttl i

• J

-

r--------------~

-+T

Fig. 7.2. $-curve (error signal) of the Early-Late tracking loop;a = K V vP (1+~V5)12.

m 0 2

The dashed part of the curve in Fig.

timing error never exceeds ±T 12: ans

is the same as a negative error T =

will always be in the full-drawn part

7.2 is not really important, as the

error T = T 12 + x (where O~x~T 12)s s

-(T 12 - x). Thus the tracking loops

of the curve in Fig. 7.2; this means

that the clock phase will always be regulated to the stable null at T=O

and then the loop will be locked.

7.2. Symbol timing for the various data and remodulation-control signals

In Fig. 7.3 the block diagram of the whole demodulator is shown, including

the clock recovery circuits. Several clock signals are needed:

- a clock signal for sampling the demodulated signal

- a clock signal for the remodulation-control data which regulates the IF

remodulation (1. e. the decision which tap of the delay line will be

chosen and the succeeding multiplication by d(t) )

- a clock signal for the "early" data signal

- a clock signal for the "late" data signal

31

Page 37: Eindhoven University of Technology MASTER Design of a new

vco

---------.I .

Fig. 7.3. Block diagram of the whole demodulator (including the clockrecovery circuits).

If we denote the clock signal for the data signal prior to the fixed-delay

circui t "Delay Td" in Fig. 7.3 by c(t). then the clock signals mentioned

above can be expressed as

c (t) = c(t-T ) • the "sampling" clock signalo 0

cR(t) = c(t-Td ) the remodulation-control clock signal

c (t) = c(t-Td+T 14) the early clock signalE s

c (t) = c(t-Td-T 14) the late clock signalL s

T denotes the delay time caused by the receive filter. typically in theo

order of T. (For an integrate-and-dump filter. T will be equal to T ).s 0 sIt will be clear that Td should be at least T +T 14, in order to be able

o sto form the early data signal!

32

Page 38: Eindhoven University of Technology MASTER Design of a new

c.Olt)

,r. /4 .:+-=---+:. ,

'T./4 .:~. I

c.Llt)

Fig. 7.4. Clock signals for the various data signals.

In Fig. 7.4 the four clock signals are shown; Tv = Td

- (To

+Ts/4), the

"surplus" of delay time caused by the fixed-delay circuit "Delay Td

". In

Fig. 7.5 is shown how the correct timing for the various signals can be

realized. When the Early-Late loop is locked, the timing for the early and

late data signals is correct; now "Delay T " can be adjusted to equal thev

surplus of delay time mentioned above.

vc_o

••"'IV elel".}IS ft,+T./4lIl

"'."'Gaul.tolD"~o"t.r·ol e'eI".l

d r.l

1."•• lg",.1II ft.-T. /41l

Fig. 7.5. Realization of the symbol timing for the various data signals.The VCXO is controlled by the Early-Late tracking loop, as shownin Fig. 7.1 and Fig. 7.3.

33

Page 39: Eindhoven University of Technology MASTER Design of a new

8. REMODULATION CONTROL CIRCUITS

In Fig. 7.3 is shown how the demodulated signals (which will be called the

I signal and the Q signal) pass the receive filter and enter the

remodulation control circuit. The block "receive filter" actually consists

of two separate, identical circuits: one for the I signal and one for the

Q signal. Ideally, when there is no noise and no phase error in the

regenerated coherent carrier signal, the demodulated signals are x(t) and

yet), the quadrature data signals as defined in Chapter 2. After lowpass

filtering (e.g. by an integrate-and-dump filter or a Nyquist filter) the

signals are fed to threshold comparators. This could be implemented using

a configuration as shown in Fig. 2.3 (three single-threshold binary-output

comparators for each quadrature signal), but this yields redundant

information: the four possible states (levels) of each quadrature signal

are represented by a three-bits code, while two bits would be sufficient.

When the output of the "threshold A" comparator in Fig. 2.3 is high, the

output of the "threshold -2A" comparator is also high; when the output of

the "threshold A" comparator is low, the output of the "threshold +2A"

comparator is also low.

)( It 1

>--.......--------~ 0

>---+------~-'9l 0

+2A

-2A

Cl

Cl

Q~--..

Q ........--..

l( 1

clock(f~cm clock ~.cov.~y C1~cu1t.l

Fig. 8.1. Threshold comparators yielding a two-bits codewhich represents the four-level PAM signal.

34

Page 40: Eindhoven University of Technology MASTER Design of a new

Fig. B.l shows a configuration which yields a two-bits code: the output of

the "threshold 0" comparator determines whether the threshold level of the

other comparator is +2A or -2A. The two-bit code is then read into two

D-flipflops; the timing for this sampling operation is controlled by the

clock recovery circuits (see also Fig. 7.5). Two identical circuits are

used for the demodulated signals; together they yield a four-bit code

representing the 16 different states of the 16-QAM signal. Calling the

output bits x and x for the signal x(t), and y and y for the signal1 2 1 2

y(t), we find the "state-to-code" conversion table in Table B.l. The left

part of the table gives the output code for ~<O, and the right part for

ak>O. In each row the codes for two "opposite" states are given, i.e. the

codes for the states (~,bk) and (-~,-bk)'

Table 8.1. state-to-code conversion accomplished by thethreshold detectors. The 16 different statesare written as ak,b

k.

code codestate x x Yl Y2 state x x Yl Y21 2 1 2

-3A,-3A 0 0 0 0 3A,3A 1 1 1 1

-A,-A 0 1 0 1 A,A 1 0 1 0

-3A, -A 0 0 0 1 3A,A 1 1 1 0

-A,-3A 0 1 0 0 A,3A 1 0 1 1

-3A,3A 0 0 1 1 3A,-3A 1 1 0 0

-A,A 0 1 1 0 A,-A 1 0 0 1

-3A,A 0 0 1 0 3A,-A 1 1 0 1

-A,3A 0 1 1 1 A,-3A 1 0 0 0

the

as a

the delay

that thissee

Xl can be used as

and y can be used2

swi tches of

In Table B.l weI ine in the carrier recovery circuit.

Refering to Fig. 7.5, Table B.l shows that

remodulation signal d(t). Furthermore x, y2 . 1

three-bi ts code for control I ing the tap-selection

three-bits code is not the same for the states (ak,bk ) and (-~,-bk) (what

it actually should be), but they are each others inverse. This problem can

be solved by using x as an "inverting signal": if x =1 then the1 1

three-bi ts code must be inverted, and if x =0 this code must remain1

unchanged. This can be done using exclusive-or gates. Fig. B.2 shows this

solution, together with the circuits of Fig. B.l.

35

Page 41: Eindhoven University of Technology MASTER Design of a new

clOCk

II; (t)

+2'"

-2'"+2'"

-2'"

y (t)

Fig. 8.2. Remodulation control circuit, yielding the remodulationsignal d(t) and a three-bits code for controlling thetap-selection switches of the delay line.

The delay line has only six taps, while the three-bits code yields eight

different control codes. For the states in the first and the second row of

Table 8.1, the same tap must be chosen; the same is true for the states in

the fifth and the sixth row. If there is a switch for each of the eight

possible codes, then this simply means that the two switches which are

selected by the codes in row one and two must be connected to the same

tap; the same must be done for the two switches which are selected by the

codes in row five and six. A suitable switching device is the integrated

CMOS circuit 4051, which contains eight switches, capable of swi tching

analog signals; selection of a switch is accomplished by a three-bits code

as discussed above.

36

Page 42: Eindhoven University of Technology MASTER Design of a new

9. IMPLEMENTATION OF THE LOOP FILTER IN THE CARRIER RECOVERY LOOP

In Appendix E the hardware realization of the demodulator as shown in

Fig. 7.3 will be discussed. It is good however, to pay some extra

attention to the loop filter in the carrier recovery loop, as it is mainly

this circuit that determines parameters like the loop (noise) bandwidth,

the lock-in time, the hold-in range, the static loop phase error, et

cetera [4].

Usually, two conflicting demands are made on the PLL (and thus on the loop

fi I ted:

- a fast lock-in time, implying a large loop {noise) bandwidth

- insensitivity to disturbances, implying a small loop (noise) bandwidth

In order to meet both demands, the bandwidth of the PLL will be

"switched": when the system has to acquire lock the bandwidth wi 11 be

large (20 kHz), and when lock is acquired the bandwidth will be changed to

1 kHz. Thisis done by swi tchi ng res i stors "i n and out" of the the loop

filter [12], as shown in Fig. 9.1.

The first operational amplifier (OA1) forms together with the resistors R1

to R and the capacitors C and C the actual high-gain loop filter. The5 1 2

state of the switches Sl and S2 determines whether the loop bandwidth is

large or small: when the switches are open, the loop bandwidth is 1 kHz,

and when they are closed, the bandwidth is 20 kHz. The circuitry around

comparators COl and C02 forms a "window detector" to check whether the

output voltage vf of the loop fi Iter I ies wi thin a certain "voltage

window". If it does, the loop is considered to be locked; the detector

output is high and all switches are open. If vf

exceeds the window limits,

the loop has lost lock; the detector output becomes low, causing all

switches to close immediately. Now C is (dis)charged by 0A2 until vf lies2 .

within the window again; the detector output becomes high again, causing

S3 to open immediately. Mter a certain delay time (to let the loop

acquire lock again), Sl and S2 are opened as well, thereby reducing the

loop bandwidth to 1 kHz.

37

Page 43: Eindhoven University of Technology MASTER Design of a new

"II

" ..".. D"•••lI.t.ct".. ,

RII

R7

RII

+1 V

~70

101<

111<2

Fig. 9.1. Loop filter with variable bandwidth for the carrierrecovery loop.

The advantage of using OA2 to bring vf

rapidly within the window limits,

is that thus the frequency error will always be within the lock-in range

(which is about equal to the larger bandwidth, i.e. 20 kHz), so fast lock

will be acquired. If the frequency error would not be kept within the

lock-in range, considerable time might elapse before lock is acquired [4].

9.1. Dimensioning the loop filter

The switches are implemented by the integrated CMOS circuit 4053, which

contains three separate switches, each controlled by a binary "enable"

signal. The on-resistance is about 120 n, and the off-resistance can be

assumed infinitely high for our purposes.

When the PLL is locked, switches Sl and S2 are open. OAl is assumed to be

a broad-band ampl ifier wi th a very large gain. The transfer function of

the loop filter can easily be found to be:

38

Page 44: Eindhoven University of Technology MASTER Design of a new

1 + pR CF(p) 4 2= pR (R +R )C

p(R +R +R )C 1 + 1 2 3 1123 2 R +R +R

1 2 3

l+pT1

= pT (l+pT )2 3

T = RC1 4 2

T = (R +R +R )C2 123 2

R (R +R )C1 2 3 1T =3 R +R +R

1 2 3

For T «T this can be approximated by3 2

F(p) =l+pT

1

pT2

(9. 1 )

The closed-loop transfer function of the PLL-system is

H(p) = (9.2)

where Kd

is the phase-detector gain factor and Kv is the VCO gain factor.

Substituting (9.1) into (9.2), we find

H(p) =KdK (pT +l)/T

v 1 2

p2 + p(KdK T IT ) + KdK ITv 1 2 V 2

This can be written as

2<:w p + 2W

H(p) n n= 2 2P + 2<:w p + w

n n

<: w T 12 and 2= KdK IT .= w

n 1 n v 2

The 3 dB loop bandwidth is given by [5]

w[2<:2+ 1 i] 1/2B3dB

n + /(2<:2+ 1 )2 += 21l

= O.328·w for <: = !.v'2n 2

39

(9.3)

(9.4)

Page 45: Eindhoven University of Technology MASTER Design of a new

co

N. b., The loop noise bandwidth, defined by BL

= JIH(j2nfll 2df

ocan be found to be [5]

B =L

Wn

4" for <: = !.v'2.2

In the in-lock situation, B3dB = 1 kHz, and thus wn

= 3.05 0 103 rad/s.

Kd is measured to be 0.244 V/rad, and Kv

is 2.41 0 105 rad/Vos. For T1

and

T we find2

T = 4.64 0 10-4S

1

T = 6.33 0 10-3S

2

R1

= 47 nand C1

= 33 nF; together they form a lowpass fi Iter to reject

the double-frequency components in the output signal of the phase

detector. The cut-off frequency of this filter is f = 103 kHz. For f » f1 1

the input impedance as seen by the phase detector is about 50 n.

Choosing C = 100 nF, we find2

R = 4.64 kn4

R +R = 63.3 kn2 3

-6Now T is found to be 1.55·10 ; this indeed is much smaller than T .3 2

When the PLL is not locked, switches Sl and S2 are closed. Assuming that

R »R and R »R +R, where R is the on-resistance of the switches,2 on 4 on 5 on

Fe p) becomes

1 + pCR +R)Con 5 2F(p) =

pCR +R +R)C1 on 3 2

1 +pR CR +R)C

1 on 3 1

R +R +R1 on 3

l+pT4

= pT (l+pT )5 6

40

Page 46: Eindhoven University of Technology MASTER Design of a new

L = (R +R )C4 on 5 2

L = (R +R +R)C5 1 on 3 2

R (R +R )C1 on 3L =

6 R +R +R1 on 3

For L «L, F(p) can be approximated by6 5

FCp) =l+pL

4

PL5

(9.3) and (9.4) are still valid; now L = 2l:/w and L4 n 5

l: = ~v'2).2

B3dB = 20 kHz, and thus wn

= 6.10'104 rad/s. Now we find

L = 2.32'10-5S

4

L = 1.58'10-5S

5

This results in

R +R = 232 non 5

and

R +R = 111 non 3

2= KdK /wv n(again

This would mean that R = 112 nand R = -9 n.5 3

(i.e. a short-circuit); this hardly changes

R is chosen to be 0 n3

anything to the other

parameters. R is now found to be 63.3 kn.2

L = 1.11'10-6

; this indeed is much smaller than L .6 5

9.2. Dimensioning the window detector

The voltage window is chosen from 6.20 V to 6.60 V; this is a voltage

swing of to.20 V around 6.40 V, which is .chosen to be the nominal VCO

control voltage for an input carrier frequency of 70 MHz. A voltage swing

of to.20 V implies a frequency swing of t(K /2n)·0.20 V = t7.7 kHz. Thisv

is well within the loop bandwidth of 20 kHz. while it gives enough

"headroom" for a possible frequency deviation in the received 16-QAM

signal.

41

Page 47: Eindhoven University of Technology MASTER Design of a new

The IC LM319 is used for implementing the comparators. It contains two

integrated comparators with open-collector output circuits; therefore the

joined output in Fig. 9.1 will be low whenever any of the two comparator

outputs is low. The threshold levels are set by R, Rand R; assuming678

that the input impedance of each comparator is much larger than these

resistances, we find

R8

R +R +R ·12V = 6.20 V678

and

R +R7 8

R +R +R ·12V = 6.60 V6 7 8

Expressing Rand R in terms of R yields687

R = 13. 5· Rand R = 15. 5· R .678 7

Choosing R = 940 n. we find R = 12.7 kn and R = 14.6 kn.7 6 8

42

Page 48: Eindhoven University of Technology MASTER Design of a new

10. CONCLUSIONS AND RECOMMENDATIONS

From the comparisons made in Chapter 4 it is clear that decision-directed

IF remodulation techniques for 16-QAM carrier recovery can yield a better

performance than the existing baseband remodulation circuits. The proposed

IF remodulation circuit yields a better reduction of the modulation noise,

thereby reduc ing the phase j i t ter in the regenerated reference carr i er

signal. The problem that the proposed circuit uses frequency-dependent

phase shifts is solved by using a heterodyne PLL configuration; thus no

degradation results if the carrier frequency of the received signal

departs from its nominal value of 70 MHz. The implementation of the actual

remodulation control circuit does not require excessive electronic

circuitry, but it can be realized with relatively few components.

Several parts of the demodulator have been real ized in hardware (see

Chapter 9 and Appendix E), but the project turned out to be too extensive

to finish both the theoretical and the practical aspects in a graduation

period of 9 months. However, most subcircui ts are already designed in

detail for hardware realization.

Although it is not possible (yet) to test the proposed demodulator, the

theoretical analysis presented in this report shows that the concept of IF

remodulation is a promising one. Therefore it is worth while to continue

the practical realization of the demodulator, and investigate further

possibilities of improving the stability of the regenerated carrier

signal. There are several aspects one can think of:

- Reducing the amp I i tude modulat ion of the 3-ASK signal to obtain a

"cleaner" carrier signal at the PLL input; perhaps this can be done by

remodulation as well.

- Optimizing the phasor distance in the s~gnal-state space diagram of the

16-QAM signal, to obtain a "cleaner" carrier signal at the PLL input:

choosing other PAM-levels than ±A and ±3A might yield a better

regenerated carrier signal. However, the probabi 11 ty of symbol error

will not be distributed evenly among the 16 different states anymore, so

this requires a thorough analysis to predict the "overall" effect.

43

Page 49: Eindhoven University of Technology MASTER Design of a new

- Design of an adaptive equalizer to reduce the degrading effects of

fading and mul tipath distortion that wi 11 inevitably occur in

"real-world" applications.

44

Page 50: Eindhoven University of Technology MASTER Design of a new

REFERENCES

[1] Feher, K.,Digital communications: satellite/earth station engineering,Prentice-Hall, Englewood Cliffs, 1983.

[2] Feher, K.,Digital communications: microwave applications,Prentice-Hall, Englewood Cliffs, 1981.

[3] Shanmugam, K.S.,Digital and analog communication systems,John Wiley & Sons, New York, 1979.

[4] Gardner, F.M.,Phaselock techniques,John Wiley & Sons, New York, 1979.

[5] Faatz, J.A.W., and J.H. van den Boorn,Electronica bijzondere onderwerpen,Lecture notes no. 5685,Electronic Circuits Division EEB,Eindhoven University of Technology, 1986.

[6] Lindsey, W.C., and M.K. Simon,Data-aided carrier tracking loops,IEEE Trans. Commun., Vol. COM-19, No.2, April 1971.

[7] Thomas, C.M., M.Y. Weidner, and S.H. Durrani,Digital amplitude-phase keying with H-ary alphabets,IEEE Trans. Commun., Vol. COM-22, No.2, February 1974.

[8] Simon, M.K., and J.G. Smith,Carrier synchronization and detection of QASK signal sets,IEEE Trans. Commun., Vol. COM-22, No.2, February 1974.

[9] Moridi, S., and H. Sari,Analysis of four decision-feedback carrier recovery loopsin the presence of intersymbol interference,IEEE Trans. Commun., Vol. COM-33, No.6, June 1985.

[10] Simon, M.K., and J.G. Smith,Hexagonal multiple phase-and-amplitude-shift-keyed signal sets,IEEE Trans. Commun., Vol. COM-21, No. 10, October 1973.

45

Page 51: Eindhoven University of Technology MASTER Design of a new

[11] Janssen, G.J.M.,Draaggolfterugwinning door middel van remodulatie metdecision-feedback in een BPSK demodulator,Report of the graduation work accomplished at theTelecommunications Division EC,Eindhoven University of Technology, 1986.

[12] Laro, P.C.T.J.,Een 70 MHz QPSK modem voor een 4 Mbit data-communicatie systeem,Report of the graduation work accomplished at theElectronic Circuits Division EEB,Eindhoven University of Technology, 1981.

46

Page 52: Eindhoven University of Technology MASTER Design of a new

APPENDIX A: DERIVATION OF THE POWER DENSITY SPECTRA

OF SEVERAL RELEVANT DATA SIGNALS

In the calculations in Chapters 3 and 4 and Appendix B, the power density

spectra of some specific data signals have to be known; these spectra will

be derived in this appendix. Four different data signals are considered;

they can all be expressed as

Q)

z(t) = ~ zkP(t-kTs )

k=-Q)

where pet)

pIt). {~

is a rectangular pulse:

for O<t<Ts

for all other t

The first signal is a 2-ary ASK signal, where zk e {A,3A}; both values are

equally likely.

The second signal is a 4-ary ASK signal, where zk e {-3A, -A, A, 3A}; all

four values are equally likely.

The third signal is a 3-ary ASK signal, where zk e {A,Av5,3A}; the values

A and 3A have a probability of occurrence of ~ each, and the probability4

for AV5 is ~.2

The fourth signal is a 3-ary ASK signal, where zk e {2A2, lOA

2, 18A

2}; the

values 2A2 and 18A2 have a probability of occurrence of ~ each, and the4

probability for lOA2 is ~2

The autocorrelation function for all four signals can be written as

R (T) = E[z(t)Z(t+T)]zz

= E[z(t)z(t+T)IB] PCB) + E[z(t)z(t+T)IB] PCB)

where B is the random event that t and t+T occur during the same symbol

interval; B is the complementary event that t and t+T do not occur during

the same interval. PCB) and PCB) are the respective probabilities of these

events; PCB) = 1 - PCB). PCB) can be shown to be [3]:

for ITI~Ts

for ITI>Ts

A-l

Page 53: Eindhoven University of Technology MASTER Design of a new

This can be written as

P(B) = 1..(T/T )s

where

A(x) = { ~ - Ixl for Ixl:Sl

for Ixl>l

The power density spectrum S (f) of z(t) is the Fourier transform ofzR (T).

zz

Now R (T) will be calculated for the four different ASK signals.zz

2-ary ASK signal

E[ z (t ) z (t +T) IB]

E[z(t)Z(t+T) IE]

= ':( A)(A) + ':(3A)(3A) = 5A22 2

= E2[z(t)] = (2A)2 = 4A2

R (T) = 5A21..(T/T ) + 4A2[1-1..(T/T )]zz s s

= A2

[4 + 1..(T/T )]s

S (f) = A2[4o(f) + T sinc2(fT )]z s s

4-ary ASK signal

(A. 1)

E [ z (t ) z ( t +T) IB] = ':(-3A)(-3A) + ':(-A)(-A) + ':(A)(A) + ':(3A)(3A) = 5A24 4 4 4

E[z(t)z(t+T)IE] = E2[z(t)] = 0

R (T) = 5A21..(T/T )zz s

S (f) = 5A2T sinc2(fT )z s s

First 3-ary ASK signal

(A.2)

E[z (t ) z (t +T) IB]

E[z(t)Z(t+T) IE]

= ':(A)(A) + ':(AV5) (AY5) + ':(3A) (3A) = 5A2424

= E2 [z(t)] = [(1+':v5)A]22

R (T) = 5A21..(T/T ) + {(1+':v5)A}2[1-1..(T/T )]zz s 2 S

= A2[(1+':v5)2 + 11-4V51.. (T/T )]2 4 S

A-2

Page 54: Eindhoven University of Technology MASTER Design of a new

Second 3-ary ASK signal

(A.3)

E[Z(t)Z(t+T)IB]

E[z(t)Z(t+T) IE]

= ~(2A2)(2A2) + ~(lOA2)(lOA2) + ~(lBA2)(lBA2) = 132A4

4 2 4

= E2[z(t)] = (lOA2)2

R (T) = 132A4A(T/T ) + (lOA2)2[1-A(T/T )]zz s s

= (lOA2)2 + 32A4A(T/T )]s

A-3

(A.4)

Page 55: Eindhoven University of Technology MASTER Design of a new

APPENDIX B: DERIVATION OF THE VARIOUS ERROR SIGNALS

INCLUDING MODULATION NOISE

In Chapter 4, three different options to obtain an IF signal containing a

discrete carrier component are described. This signal enters a PLL, which

has to track the carrier component, see Fig. B.1. All three options yield

an error signal (the phase detector output) which can be expressed as

vd(t) = vd(t) + nm(t) = KdsinSe + nm(t) •

where n (t) is the modulation noise with a power density spectrumm

S (f) = (N /2)sinc2(fT ).m m s2

N = Kd T f(S ). where f(S ) is a function of S • dependent on the chosenm see eopt ion.

In this appendix, the above wi 11 be derived for the three different

options.

IF e1gnBl conta1n1ng

ca~~1B~ componantLOOP

f11te~

~ecove~ed ca~~1e~

Cto d.mOdul.to~l

Fig. B.l. PLL tracking the carrier component of the modulated IF signal.

Option 1: reducing the 16 phasors to 8 phasors

The input signal for the PLL can be expressed as

co

where Zl(t) =~ zlkP(t-kTs )

k=-co

co

and Z2(t) =~ Z2kP(t-kTs )'

k=-co

B-1

Page 56: Eindhoven University of Technology MASTER Design of a new

The random variables zlk and z2k are independent. zlk can take on equally

likely values from the set {A,3A}; z2k can take on equally likely values

from the set {-3A.-A,A,3A> (see also the signal-state space diagram in

Fig. 4.2a). pet) is a rectangular pulse:

p(l) = { ~ for O<t<Ts

for all other t

The VCO output signal is -v2'V sin(w.t+8 ); the phase detector output iso 1 0

(discarding double frequency terms):

K Vm 0

[z (t)sin8 + z (t)cos8 ]1 e 2 e

where 8 = 8. - 8 the phase error, and K is the multiplier gain factor.e 1 0' mAveraging over the data we find:

vd(t) = K Vm 0

[z-rtTsin8 + z-rtTcos8 ]1 e 2 e

= 2AK V sin8moe

Kd is called the phase-detector gain factor.

Now we can write

(with n-rtT=O)m

where

n (t) = K V [z (t)-2A]sin8 + K V z (t)cos8m mo 1 e m02 e

= n (t)sin8 + n (t)cos8sec e

The autocorrelation function of n (t) ism

R (T) =n n

m m

1+ -[R

2 n ns c

(T) + Rn n

c s(T) ]sin28

e

R (T) = K 2V 2[R (T) - 4ATzTT + 4A2]n n m 0 z z 1

S S 1 1

= K 2V 2[R (T) 4A2]m 0 z z

1 1

R (T) = K 2V 2R (T)n n m 0 z zc C 2 2

R (T) = K 2V 2[R (T) - 2AZTf)]n n m 0 z Z 2

S C 1 2= 0

because R (T) = R (T) = z-rtT. z-rtT and z-rtT = O.z z z Z 1 2 2

1 2 2 1

B-2

Page 57: Eindhoven University of Technology MASTER Design of a new

R (T)n n

c s2AZlT)J

2

= 0

Thus we find

( T) = K 2y 2[{R (T) - 4A2}sin2e2R + R (T) cos e ].

n n m 0 Z Z e z z em m 1 1 2 2

The power densi ty spectrum of n (t) is the Fourier transform of R (T) :m n nm m

S (fl =K 2y 2[{S (fl - 4A2o(fl}sin2e 2+ S (flcos e Jm m 0 z e z e1 2

where S (f) and S (fl are the power density spectra of z (t) and z (t)z z 1 21 2

respectively.

From Appendix A, Equations (A.l) and (A.2), we find

S (f) = 4A2o(f) + A2T sinc2(fT )z s S

1

and

This yields

S (f) = K 2y 2A2T (sin2e + 5cos2e )sinc2(fT )m mo see s

= K 2y 2A2T (1 + 4cos2e )sinc2(fT )m 0 s e s

= Kd

2T /4 (1 + 4cos2e )sinc2(fT )s e s

= (N /2)sinc2(fT )m s

where Nm

= Kd

2Ts/2 (1 + 4cos2e

e)

Option 2: reducing the 16 phasors to 4 phasors

In this case, the input signal for the PLL can be written as

v2·z (t)cos(w.t+e.) - v2'z (t)sin(w.t+e i )11121

co

where Zl(t) = ~ zlkP(t-kTs )

k=-co

co

and Z2(t) =~ z2kP(t-kTs )·

k=-co

B-3

Page 58: Eindhoven University of Technology MASTER Design of a new

The independent random variables z1k and z2k can take on equally 1 ikely

values from the set {A,3M (see also Fig. 4.2b); pet) is assumed to be

rectangular again.

3 •The VCO output signal is v2·V cos(w.t+-n+S )o 1 4 0

is (discarding double frequency terms);

vd(t) = K V [z (t)cos(e -~n) - z (t)sin(e -~n)]mo 1 e4 2 e4

the phase detector output

where S = S. - Sand K is the multiplier gain factor as before.e 1 0' m

Averaging over the data we find:

= K V [Z(ITcos(S -~n) - ZTD"sin(s -~n)]m 0 1 e 4 2 e 4

= 2AK V [cos(S -~n) - sineS -~n)]mo e4 e4

= 2v2·AK V sinSmoe

Kd is called the phase-detector gain factor again.

Now we can write

(with i1lt'T=O)m

where

n (t) = K V [z (t)cos(S -~n) - z (t)sin(S -~n) - 2v2·AsinS ]m mo 1 e4 2 e4 e

= K V [~V2·z (t){sinS -cosS } + ~v2·z (t){sinS +cosS } - 2v2·AsinS ]m02 1 e e 2 2 e e e

= ~v2·K V [z (t)+z (t)-4A]sinS + ~v2·K V [z (t)-z (t)]cosS2 mo 1 2 e 2 mo 2 1 e

= n (t)sinS + n (t)cosSsec e

Again the autocorrelation function of n (t) ism

(L) + R (L)]sin2Snnec s

R (-r) =n n

m m

Rn ns s+ R (L)cos2S + ~[Rnne 2 n nc c s c

The reason for using the phase term 3n/4 is to avoid constant

phase terms in the expression for vd(t), as will become clear

later on in this text.

B-4

Page 59: Eindhoven University of Technology MASTER Design of a new

(or) +Rn ns s

=~K2V2[R (or)+R (or)+R (or)+R2m 0 zz zz zz ZZ11 22 12 21

- 8A{z-rtT+z-rtT} + 16A2]

1 2

= K 2V 2[R (or) - 4A2]m 0 Z Z

1 1

because R (or) = R (or). R (or) =zz zz ZZ2 2 1 1 1 2

and ZTIT = z-rtT = 2A.1 2

RZ Z

2 1

= z-rtT. z-rtT1 2

R (or) = ~K 2V 2[R (or) + R (or) R (or) R (or) ]n n 2 m 0 Z Z Z Z Z Z Z Z

C C 2 2 1 1 2 1 1 2

= K 2V 2[R (or) - 4A2]m 0 Z Z1 1= R (or)

n ns s

R (or) =n n

s c~K 2V 2[R (or ) - R (or) + R (or) - R (or ) +2m 0 ZZ ZZ ZZ ZZ12 11 22 21

= 0

(or) RZ Z

1 1

Rn n

c s= ~K 2V 2[R (or ) + R (or )

2m 0 ZZ ZZ2 1 2 2

= 0

(or) - R (or) +Z Z

1 2

Thus we find

R (or) =n nm m

2(or) - 4A ]=K 2V

2[Rm 0 Z Z

1 1

The power density spectrum of n (t) ism

5 (f) = K 2V 2[5 (f) - 4A2~(f)]m m 0 Z

1

5 (f) is given by Equation (A.l) in Appendix A:Z

1

5 (f) = 4A2~(f) + A2T sinc2(fT )Z s S

1

B-5

Page 60: Eindhoven University of Technology MASTER Design of a new

and thus

5 (f) = K 2y 2A2T sinc2(fT )m m 0 s s

= Kd2T /B sinc2(fT )s s

= (N /2)sinc2(fT )m s

where N = Kd

2Ts/4

m

Option 3: reducing the 16-QAM signal to a 3-ASK signal

For this option, the input signal for the PLL can be expressed as

00

V2.z(t)cos(wit+8 i ), where z(t) = ~ zkP(t-kTs )'

k=-oo

zk can take on three different values (see also Fig. 4.2c):

z = A with a probability of occurrence of ~ ,k 4

Z = Av5 with a probability of occurrence of ~k 2

Z = 3A with a probability of occurrence of ~k 4

Again p(t) is assumed to be rectangular.

The yeO output signal is -v2·Y sin(w.t+8 ); the phase detector output iso 1 0

(discarding double frequency terms):

vd(t) = K Y z(t)sin8moe(E.1)

where 8e = Bi

- Bo

' and Km is the multiplier gain factor as before.

The power density spectrum of z(t) can be found from Appendix A,

Equation (A. 3):

5 (f) = [(1+~V5)A]2o(f) + 11-4V5 A2T sinc2(fT )z 2 4 5 5

Averaging (E.1) over the data, we find:

vd(t) = K Y z(t)sinBmoe

= (l+~V5)K Y AsinB2 moe

Kd

is the phase-detector gain factor again.

E-6

Page 61: Eindhoven University of Technology MASTER Design of a new

We can write

(with il1tT=O)m

where

n (t) = K Y [z(t)-z(t)]sinam moe

The power density spectrum of n (t) ism

S (f) = 11-4VS K 2y 2A2T sin2a sinc2(fT )m 4 mo s e s

= 11-4VS K 2T . 2a . 2(fT)9+4VS d sSln eSlnc s

= (N 12)sinc2(fT )m s

where N = 22-BVS K 2T sin2am 9+4VS d s e

Summarizing the results for the different options, we have found:

vd(t) = Kdsinae + nm(t)

with S (f) = (N 12)sinc2(fT ) and Nm m s m2= K T f( a );

d s e

for option 1: Kd = 2AK Ym 0f(a )

e= (1 +4cos2a )12

e

1/4, f(a ) =e

for option 2: Kd

for option 3: Kd

= 2v2AK Ym 0

= (1+~v5)AKY2 m 0

f(a )e

22-8VS . 2a= 9+4\15 SIn e

N.b.: any extra gain factors in the circuit can be included in Kd .

B-7

Page 62: Eindhoven University of Technology MASTER Design of a new

APPENDIX C: CALCULATION OF THE YCO OUTPUT PHASE JITTER

AS A RESULT OF THE MODULATION NOISE

In Chapter 3 the error signal for the baseband remodulators has been

derived including the modulation noise. In Chapter 4 and Appendix B the

same has been done for the three different IF remodulators. All error

signals can be expressed as

Kds i n8 + n (t)e m

(C.1)

where n (t) is the modulation noise with a power density spectrumm

S (f) = (N 12)sinc2 (fT ) ;m m s

the values of Kd and Nm are dependent on the chosen configuration. In this

appendix the variance of the phase jitter in the YCO output signal as a

resul t of the modulat ion noise wi 11 be calculated. The resul t of the

calculations presented here can be applied to all configurations discussed

in Chapters 3 and 4.

The analysis presented here will be in terms of transfer functions and

spectral densities; therefore it is necessary to make a linearizing

approximation with respect to the signal part Kdsin8e in (C.1). Assuming

that 8 will be small (which can safely be expected when the modulatione

noise is not too strong in proportion to the carrier component and when a

high-gain loop filter is being used), then the error signal can be written

as

Kd

8 + n (t).e m

A block diagram of the linearized loop is shown in Fig. C.1.

The transfer function relating 80

to 8i

is

H(p) = where p=jw=j2nf

From Fig. C.1 it is clear that the same transfer function divided by Kd

relates 8 to n (t).o m

C-1

Page 63: Eindhoven University of Technology MASTER Design of a new

n mltl

IICO

Fig. C.l. Block diagram of the linearized tracking loop.

e can now be written as e = e + e ,where e is the phase jitter as ao 0 0 no no

result of the modulation noise:

The variance of e can be expressed asno

00

e 2no

= _1_ Is (f) IH(j2rrf) !2dfK 2 m

d-00

Assuming that the loop bandwidth is small compared to the symbol rate,

this can be approximated by

00

5 (0) IIH( J2ttfl 12dfe 2 m

""no K 2d

-00

25 (0)m

B=K 2 L

d

00

where BL

= JIH(J2ttfl12df

o

•, the noise bandwidth of the loop.

In Chapter 3, H(j2rrf) and F(j2rrf) are written as H(f) and F(f).

C-2

Page 64: Eindhoven University of Technology MASTER Design of a new

Substituting S (0) = N /2, we find:m m

82

=no

N Bm L

K 2d

Clearly the ratio Nm

/Kd

2 should be kept small (or equivalently Kd

2/N

mshould be large); K

d2/N

mcan be interpreted as a kind of signal-to-noise

rat io. Furthermore the noise bandwidth B should be small to reduce theL

effect of N .m

C-3

Page 65: Eindhoven University of Technology MASTER Design of a new

APPENDIX D: DERIVATION OF THE AVERAGE SYMBOL ERROR PROBABILITY

CONDITIONED ON A GIVEN LOOP PHASE ERROR

In Chapter 6 has been described how the demodulated quadrature signals are

sampled and quantized to obtain the estimates ~ and bk of the received

data.

ak is determined by quantizing ~COSSe - bksinSe + n1(t); bk is determined

by quantizing bkcosSe + aksinSe + n2(t). ~=iA and bk=jA, where

i,j E {-3,-1,1,3}; n (t) and n (t) are zero-mean Gaussian noise processes1 2

with variance u2•

In this appendix the average probability of symbol error, conditioned on a2

given loop phase error, will be derived. This will be done for a K -state

QAM signal, a QAM signal where i and j can take on K different values (K

is an even number): i,j E {-(K-1),-(K-3), ... ,-3,-1,1,3, ... ,K-3,K-1}. For a

16-QAM signal, K=4. General izing to a K2 -QAM signal does not introduce

extra difficult ies to the deri vat ion; therefore this approach has been

chosen.

The average symbol error probability is

P (S ) = 1 - P (S),e e ne e

where P (S) is the probability that no error will be made in determiningne e

ak and bk :

Pne(Se) = ~2 ~ P(ak=ak)P(bk=bk )

ak,bkK-l

= ~2. ~1=-( K-l I

K-l

~ P(ak=iAli,j) P(bk=jAli,j)

j=-(K-l1

In this expression, P(ak=iAli,j) = P(ak=iAI~=iA and bk=jA) and

P( bk

=jA Ii, j) = P( bk

=jA Iak

=iA and bk

=jA). The summations over i and j are

for odd values only.

D-1

Page 66: Eindhoven University of Technology MASTER Design of a new

(l+l)A

=~ JeXP[-(Y-iACOSe +jAsine )2/2~2]dyv2rr~ e e

(l-llA

= Q[~(i-l-icose +jsine )] - Q[~(i+l-icose +jsine )]e e e eIX)

where Q[zJ = k JeXp[-y2I2JdY and ~ = A/~.z

The expression above is valid for all odd i e {-(K-3), ... ,K-3}.

For i = -(K-l) we find

P[ak=-(K-l)AI-CK-l),j]

For i = K-l we find

-(!C-2)A

=~ JeXP[-{Y+(K-l)ACOSe +jAsine }2/2~2]dyv2rr~ e e

-IX)

= 1 - Q[~{-(K-2)+(K-l)cose +jsine }]e e

IX)

=~ JeXP[-{Y-(K-l)ACOSe +jAsine }2/2~2]dyv2rr~ e e

(!C-2)A

= Q[~{K-2-(K-l)cose +jsine }]e e

Similarly, P(bk=jAli.j) can be found to be

P(bk=jAli,j) = Q[~(j-l-jcose -isine )] - Q[~(j+l-jcose -isine )]e e e e

for all odd j e {-(K-3), ...• K-3}.

For j = -(K-l);

P[bk=-(K-l)Ali.-(K-l)] =

and for j = K-l:

1 - Q[J1{-(K-2)+(K-l)cos8 -isine }],.. , e e

Q[~{K-2-(K-l)cose -isin8 }]e e

D-2

Page 67: Eindhoven University of Technology MASTER Design of a new

In the following, the shortened notation Q (z) will be used:x,y

Q (z) = Q[~(z-xcos8 +ysin8 )].x,y e e

An important property of this function is that

Q (z) = 1 - Q (-z)x,y -x,-y

Now we have

P(ak=iAli,j) = Q. 0-1) - Q.. 0+1) for i E {-(K-3) •...• K-3}1. j 1, J

P[ak=-(K-1)AI-(K-1),j] = 1 - Q .[-(K-2)]-0::-0. J

P[a k=(K-1) AIK-1 • j] = Q . (K- 2 )0::-0. J

P(bk=jAli.j) = Q.. (j-1) - Q.. (j+1) for j E {-(K-3), ... ,K-3}J,-1 J,-1

P[b =-(K-1)Ali,-(K-1)] = 1 - Q .[-(K-2)]k -0::-0,-1

P[bk=(K-1)Ali,K-1] = Q .(K-2)(1::-1) , -1

For i.j E {-(K-3), ...• K-3} the contribution to P (8) isne e

(D.1)

P 1 (8 )ne e

1::-3

= ~2. L1=- (1::-3)

1::-3

\ [Q.. 0-1)-Q..0+1)][Q .. (j-1)-Q .. (j+1)]~ I,J I.J J,-1 J,-1

j=-(1::-3)

The product under the summations can be split into four terms:

Q.. 0+1)Q .. (j+1) + Q..0-1)Q .. (j-1) - Q..0-1)Q .. (j+1) +I,J J,-1 I,J J,-1 I.J J,-1

- Q.. 0+1)Q .. (j-1)I,J J,-1

Now choose i=x and j=y for the first term. i=-x and j=-y for the second

term, i=-y and j=x for the third term. and i=y and j=-x for the fourth

term. Summing these four terms and making use of the property in (D.1). we

find

4Q (x+1)Q (y+1) - 2[Q (x+1) + Q (y+1)] + 1x,y y,-x x.y y,-x

and thusK-3

P 1 (8 ) - 1 \ne e - K2 ~

i=-( K-3)

K-3L[4Qi.j(i+1)Qj._i(j+1) +

j=-(K-3)

- 2[Q.. (1+1) + Q.. (j+1)] + 1]I.J J,-1

D-3

Page 68: Eindhoven University of Technology MASTER Design of a new

The sum 2[Q. .0+1) + Q. . (j+1)] can be reduced to 4Q. .(1+1): choose i=xI.J J.-l I.J

and j=y for the first term and i=-y and j=x for the second term, and add

the results to obtain 4Q (x+1).x.y

Thus we have

4

P 1(8) =ne e

1-3 1-3

4 \' \' Q. j(1+1)Qj . (j+1) +K2 . L . L 1. .-1

1=-(1-3) J=-(1-3)

1-3 1-3

\' \' Qi

,0+1) +K2 • L . L .J

1=-(1-3) J=-(1-3)

(D.2)

For i=-(K-1) and i=K-1. and j E {-(K-3), ...• K-3}. the contribution to

P (8) isne e

P 2(8 ) =ne e

1-3

_1_ \' [O-Q .[-(K-2)]}{Q. (j-1)-Q. (j+1)} +K2 L -(1-1l.J J,1-1 J.1-1

j=-( 1-3)

+ Q .(K-2){Q. (j-l)-Q. ( (j+l)}]1-l,J J.-(1-1l J.- 1-1l

Performing the same kind of "tricks" as in the calculation of P 1(8),ne e

2

2+

wri t ten as1-3

=~ \' Q .[-(K-2)]Q. (j+l) +K2 • L -(1-1l.J J,1-1

J=-( 1-3)

1-3

\' Q. O+l)Q .[-(K-2)] +K2 • L 1,-(1-1) -(1-1).-1

1=-( 1-3)

1-3

\' [Q. 0+1) + Q. 0+1)] +K2 • L 1.-(1-1) 1.11:-1

1=-( 1-3)

1-3

~ \' Q j[-(K-2)] +K2 L -(11:-1).

j=-( 11:-3)

this can be

P 2(8 )ne e

2(K-2)+

K2(D.3)

D-4

Page 69: Eindhoven University of Technology MASTER Design of a new

The contribution to P (8) for j=-(K-1) and j=K-1, andne e

i E {-(K-3), ... ,K-3} is

P 3(8) =ne e

K.-3

1 \"" [<l-Q . [-(K-2)]}{Q. ( )(i-1)-Q. ( )(i+l)} +K2. L -(K.-l) ,-1 1,- K.-l 1,- K.-l

1 =- ( K. - 3 )

+ Q . (K-2){Q. (i-l)-Q. (i+1)}]K.-l,-l l,(K.-l) 1,(K.-ll

Substituting j for -i and using (0.1), this can be written as

K-3

P 3(8) = _1_ \"" [<l-Q [-(K-2)] HQ (j-l)-Q. (j+1)) +ne e K2 L -(K.-ll,j j, K.-l J, K.-l

j=-(K.-3)

+ Q .(K-2){Q. (j-l)-Q. (j+l)}]K.-l,J J,-(K.-ll J,-(K-ll

= P 2(8)ne e

The last contribution to P (8) is made by the four terms resulting fromne e

i=±(K-1) and j=±(K-1) (adding all four possible combinations);

P 4(8) = <l - Q [-(K-2)]H1 - Q [-(K-2)]) +ne e -(K.-ll,-(K.-ll -(K.-ll,K.-l

+ {1 - Q [-(K-2)]}Q (K-2) +-(K.-l),K.-l K.-l,K.-l

+ Q (K-2){ 1 - Q [-(K-2)]) +K.-l, -(K.-ll -(K.-ll, -(K.-ll

+ Q (K-2)Q (K-2)K.-l, K.-l K.-l, -( K.-l)

After some calculations this is found to be

P 4(8) = ~ Q [-(K-2)]Q [-(K-2)] +ne e K2 -(K.-ll, -(K.-ll -(K.-ll, K.-l

4 [Q . [_ (K-2)] + Q [ - (K-2) ]] +K2 -(K.-ll,-(K.-ll -(K.-l),K.-l

(0.4)

P (8) = P 1(8) + P 2(8 ) + P 3(8) + P 4(8 )ne e ne e ne e ne e ne e

= P 1(8) + 2P 2(8) + P 4(8 )ne e ne e ne e

0-5

Page 70: Eindhoven University of Technology MASTER Design of a new

Adding the first summation in (D. 2), the first and the second summation

(multiplied by two) in (D.3) and the first summation in (D.4), we find

K-3

~2. L1=-1 K-ll

K-3

\" Q.. (i+1)Qj .(j+1)L 1,J ,-1j=-IK-1)

(D.5)

Adding the second summation in (D.2), the third and the fourth summation

(multiplied by two) in (D.3) and the second summation in (D.4), we find

K-1

\'"' Q.. (1+1)L 1,Jj=-IK-1)

(D.S)

Adding the last term in (D.2), the last term (multiplied by two) in (D.3)

and the last term in (D.4), we find

(D.7)

Now P (B) is the sum of (D.5), (D.S) and (D.7):ne e

P (B) = 1 +ne e

K-3

~2. L1=-1 K-ll

K-3

\" Q.. (1+1)Q. . (j+1) +L 1,J J,-1j=- 1K-1 )

K-3

LK-1

\'"' Q.. (1+1)L 1,Jj=-(K-1)

The average probability of symbol error

i+1=1 and j+1=m, the final result is

P (B )e e

is 1-P (B); substitutingne e

K-2

P (B ) _ 4 \"e e - K2 L

1=-( K-2)

K-1

\'"' Q[~{1-(1-1)cosB +jsinB }] +Leej=- ( K-1 )

K-2

~2 L1=-( K-2)

K-2L[Q[~{1-(1-1)COSae+(m-1)Sinae}] x

m=-(K-2l

x Q[~{m-(m-1)cosa -(l-l)sinB }]]e e

The summations over 1 and m are for even values only; the summation over j

is for odd values only.

D-S

Page 71: Eindhoven University of Technology MASTER Design of a new

For a 16-QAM signal, K=4; P (S ) is then found to bee e

2 3

P (S ) = ~I I Q[ j1{l - (1-1 )cosS + jsinS }] +e e e e

1=-2 j=-32 2

-~ I I Q[ j1{l - (1-1)cosS + (m-1)sinS }] xe e

1=-2 m=-2x Q[j1{m - (m-1 )cosS - (1-1) sinS }]

e e

with m,l = -2,0,+2 and j = -3,-1,+1,+3.

D-7

Page 72: Eindhoven University of Technology MASTER Design of a new

APPENDIX E: REALIZATION OF THE DEMODULATOR

In this appendix the realization of the demodulator is discussed;

unfortunately not all parts of the demodulator have been realized in

hardware yet. The phase detector, the loop fi I ter and the VCO for the

carrier recovery loop have been real ized, just I ike the 100 MHz crystal

oscillator. The remodulation control circuits and the timing control

circuits are discussed in Chapters 8 and 7 respectively; in Fig. 8.2 and

Fig. 7.5 is shown how they can be implemented. An electronic circuit for

the Early-Late tracking loop is proposed in this appendix.

No print lay-outs have been made for the circuits that are actually

real ized; instead they are soldered direct ly onto special prefabricated

printed circuit boards designed at the Twente Uni versi ty of Technology.

This had the advantage that changes could be made relatively easy.

The supply voltages for the whole system are +15V and -15V; these are

converted to +12V, -12V and +5V wherever needed by the various circuits.

The power supply terminals of the subcircuits are decoupled separately by

LC-fi lters; for "critical" subcircuits I ike osci llators, extra voltage

stabilizators are used. The power supply circuits are mounted on one side

of the pc-board, the other circuits on the other side. Small tin plates

are placed between the subcircuits to minimize their mutual

electomagnetical influence; each pc-board is also shielded from external

electromagnetical radiation by such tin plates.

E-1

Page 73: Eindhoven University of Technology MASTER Design of a new

The 100 MHz crystal oscillator

The circui ts for the 100 MHz crystal osci llator are shown in Fig. E.l. A

fifth-overtone crystal is used in the circuit around T, the actual1

oscillator. The inductance L must be large enough to permit oscillation1

at 100 MHz (the parallel combination of Land C must be capacitive at1 1

the oscillation frequency), but small enough to prevent oscillation at the

fundamental frequency of 20 MHz or the third overtone at 60 MHz. With

C1

= 39 pF, L1

should have a value between 0.06 ~H and O. 18 ~H; an

inductance of O. 1 ~H proved to be fine. (For L < O. 06 ~H no oscillation1

occurs, and for L > O. 18 ~H the circuit osci llates at 60 MHz). The1

circui t around T is a fi I ter/ampl ifier; the circuit around T forms a2 3

50 n output buffer.

The oscillation frequency is measured to be 100.0037 MHz. This means that

the VCO in the carrier recovery loop must be set to 30.0037 MHz for an

input carrier frequency (of the 16-QAM signal) of 70 MHz.

The phase detector and the loop filter

In Fig. E.2 the circuits for the phase detector and the loop filter (as

discussed in Chapter 9) are shown. The phase detector is implemented by

mixer SBL-l; input A is the 3-ASK signal and input B is the 100 MHz signal

from the crystal oscillator. The high-gain loop filter is built around OAl

(operational amplifier LF356). The window detector is built around the IC

LM319, containing two comparators with open-collector output circuits; P1

is adjusted to yield a voltage window from 6.20 V to 6.60 V. OA2 is used

as a comparator; P is adjusted to a voltage of 6.40 V at the inverting2

input. The switches are implemented by the CMOS IC 4053. For a more

detai led discussion of the loop fi Iter and the window detector, see

Chapter 9.

The time delay between the closing of 53 and the other two switches (to

let the loop acquire lock) is realized by the monostable multi vi brator

74LS123; the delay time is set to about 30 ms. A LED is used to indicate

whether S1 and 52 are closed.

E-2

Page 74: Eindhoven University of Technology MASTER Design of a new

BAWl52

22uH

+12V

22uH+12V

100n T 100n T 100n T 100n T

II~?~-----------------------~----- II~~~----r--------~-----. II~:~---------~r-----------------------

+ 1!!IV

100MHzout

47

22n

T3

430

1!!1k

22p

220

--22n

;F, !!IS

12k

iOn

r---f22n

,IIIIIII________________ L _

!!ISO

C1

39p

1!!1k

CJ100 114Hz

33k

tTlI

W

All t~en.l.to~.: BFY90

Flgur-e E.1I-::T,-,1-t-1,--e---------------------------1

100 114Hz c~y.t.1 o.cl11.to~

f-;S=-l:-z=-=e-'-;;OC::oC-:c=-u--=mC::eC::n=-t:NUmb ... - --- -- ---- -

1

Pc t obe~-Iz.- -1geeTShSLIL- --"-----"l..!'---___*_'

Page 75: Eindhoven University of Technology MASTER Design of a new

~~-------------------------1IIIIIII1III,IIIIIIIII,IIIIIIIII,,IIIII

.... I

--------,.017"

-UIV

lOll

....J,!':!'_-----------

aus

loonJ,

~':!'_--------

:t-1....

...a

---------------_..01711

!':!'_-----------

J, lOOnNO

... lOGtl

--?:..

lIM007

lven

r---------------------------------------------------IIII

t. veo

~---~--_.--

~l ...... !!.'Titl. --------------------i

_~~~~ !~l.\~~!D,...~~.~~_d!~~~,.. OOu••nt Ny_be,.

• 1__________________________________--' . __ p ----0 _ _ .

Page 76: Eindhoven University of Technology MASTER Design of a new

The 30 MHz veo

The circuits for the veo are shown in Fig. E.3. The actual veo is formed

by the circuits around the dual-gate MOS-fet BF961, forming a 10 MHz Yeo.The oscillation frequency is controlled by the voltage over the varactors

BB109 (the output voltage of the loop filter). P is adjusted for minimum1

harmonic distortion (i ts sett ing also determines whether any oscillat ion

wi 11 occur at all); with e the frequency can be adjusted. The circuits1

around T and T form an ampl ifier/buffer with an output impedance of1 2

about 50 n.

The circuit around T is a 20 MHz crystal oscillator. The circuit around3

T4

forms an amplifier/filter for the 20 MHz signal; with a transformer (10

turns on the primary side, 1 turn on the secundary side) +7 dBm is coupled

into the mixer SBL-1 (which has an input impedance of 50 n). The

transformer is necessary to keep the load resistance high (and thus

realize a high-Q filter); the primary coil serves as the filter

inductance.

In the mixer the 10 MHz signal and the 20 MHz signal are multiplied; the

output signal is fed to a filter with an input impedance of about 50 n(the common-base circuit around T). This filter rejects the 10 MHz

5

component (the difference frequency) and passes the 30 MHz signal (the sum

frequency). The circuit around T forms a 50 n output buffer.s

e is adjusted to an output frequency of 30.0037 MHz for a control voltage1

of 6.40 V over the varactors. In Fig. E.4 the output frequency as a

funct ion of the control voltage is shown; from this curve K can bevdetermined to be 2.41.105 rad/V·s.

E-5

Page 77: Eindhoven University of Technology MASTER Design of a new

_7

"'111----------,r-t :

IIIII

I vco

-'=-:1"'

~~---------------

....0

.....~--------------_.IIIIIIIII

'''7DIIIIIIIIIIIIIII

IIIIIIIII------------,

• .oICI

••0

II<

T'"

Ilk

100,,11

......

100

.711

I'"

+I'V

...70

1011

.... 10011

"'111-------------T---------.1. IIJ- j.. :I

4-4-·H-_....~-:-~ !.oI1ItIIIIIIIIIII

--------------------~-----...W••

...... I IOUM

~--_.1_+t__---H .._..,.-t_~

I .,,ItI IIk ..O I

:- I, I~ L_-_-_~_-_-_--_~_~_--.--_-_-_--_-_-_-_--_~ ~ _

.-

I.On 9

...711r------------------- -------r----------------·

II _

II'O ....1IIMI

l' ..,...............I,!..._-------------

+l!1 VD-_------------6---i

Ien

Page 78: Eindhoven University of Technology MASTER Design of a new

~ out -30MHZ i[kHZ)

11

7

1

-1

-3

-15

e.20 e.30 e.15o e.eo --.[V)

Figure £.4. Output frequency of the veo as a function ofthe control voltage.

The Early-Late tracking loop

In Fig. E.5 and Fig. E.6 is shown how the Early-Late tracking loop can be

implemented. In Fig. E.5, the 6-ary ASK signal from the carrier recovery

loop is split into two identical signals using buffers as shown for the

"early" part of the loop (the circuit around T); then these signals are1

multiplied by the early signal d(t+T 14) and the late signal d(t-T 14)s s

respectively, using the mixers SBL-l. The Ie TBA120 is used to amplify

each output signal; after passing through a tuned transformer circuit,

both signals are added and fed to the ampl ifier bui It around T. The:2

circuit around T is a buffer with an output impedance of 50 Q. Now the3

signal is demodulated using another mixer SBL-l; with L the phase of the. 1

signal can be adjusted to equal the phase of the reference carrier. A

high-gain loop filter is used (like the one in the carrier recovery loop);

its output is fed to the vexo in Fig. E.6.

The vexo uses a varactor to control the output frequency; wi th e the1

be adjusted to the right value for the nominal control

adjusted to yield a symmetrical clock signal at the outputvoltage. P is1

of the Schmitt-trigger 74LS132.

frequency can

E-7

Page 79: Eindhoven University of Technology MASTER Design of a new

"

1000H

I_if,,------I,IIIII,III

,I,,,

I -------------------------- ------------------~

I L-- ldenU•• l u,.."lt ,.,. []'11g;[I r- let. ,......dlu let 1an II .~ ,L ~. l______ _ _

.-lI", ".I" o-............--1I-.....-fC.

[Tl,00

....47

---------------------------------------------------------,I,I,I,,.....

+1..,

'",."... ~.11I=T:-:'t-=-l-:-.---------------j

R~,

Page 80: Eindhoven University of Technology MASTER Design of a new

BAwe2 BAwe2

clockout

----------------,,,,,I,.,I,

,,,,,,I,I,IIII________________________________ J

1k1

1k 1

+12V

680p

4.098 MHz

t--..ry-v"""'----4l~1 ~-..---l 0

-------------------------11------------------

eek

f-------------------II -------------.1£------------------------------------11I :::, 212t-M_.....__.....- ....--~-:;-;.~::::------<ll---2-2-M----.....--,

..::r---1 22uH

10u

+1ev

MI

CD

contl"'ol voltegefl"'om

loop fi1tel'"

Figul"'e E.6------- -- ---~- -----------1

Title4.096 MHz VCXO

I=.,-...,...,-;;------N-umbe...

L -----U~!t:::::Q~~,..=t!Ui.__.~='_'_'"_'"__"'___.............~_.....