dsp algorithms & architecture jan 2014

USN 068,C7 4 (08 Marks) (06 Marks) ::: '(O{'Marks) .. ..,,::,.. . . (06 Marks) below: (06 Marks) (04 Marks) Seventh Semester B.E. Degree Examination, Dec. 20l3lJan.2Ol4 DSP Algorithms and Architecture Time: 3 hrs. i. Max. Marks:100 Note: Answer FIVEfull questions, selecting atleast TWO questions from each purt. c. o () o a o 0) ! Eg bo- dU -.o bol ica .= oi t1 OO go oEl -o =fl o> aq) a= o() 50c CB6 .G -4() 'Ca OE o- 5. Eo. oj o= }U atE LO >'= oo- trOO o= o.B tr> ^o v! or \J< :61 0) o Z a. With a.neht',,,block diagram, explain the scheme of a DSP systemrwith typical signals in a DSP scheme,,,,,. ,:'.,,, :,. .,..,,.:.. ::::.,,"' (10 Marks) b. Briefly explain the-,decimation process. :.,, ,:'' .,, (04 Marks) c. An analog signal is"sampled at arate of 8 KHz. If 512 samples of the signal are used to compute DSP, X(K)l ilelermine the analog and digital frequency spacing between adjacent X(K) elements. Also, determine analog and digital-ftequencies corresponding to K:64. : :,,,:::, (06 Marks) a. Investigate to basic features that",should be provided in to DSP architecture to be used to provided in to DSP architecture to b,ufu$ed to implement to following Nth -order FIR filter. (06 Marks) b. With a neat diagram, explain trr" ;r;i.;" level parallelism and pipelining with pipelined implementation of an 8 - tap FIR filter using eight MACs and parallel implementation of an 8 - tap FIR filter, using two'MAC units. ,rr' .,';' c. Explain the indirect addressing mode. '.'rt: . ,,:::':' a. Explain the maiu'arUhitectural features of TMS 320 C 54 XX processor. (06 Marks) b. Explain the bit'ionfiguration of PMST register. (08 Marks) c. With an ex,ample each, explain immediate addressing mode, absolute addressing mode, ,, , ,,. '''i'"" a- ,. Describe the operation of the following MAC instructions : ;. i,"., MAC x AR 3 +, # 2463 h, A 'i"": MAC * AR 3 -, * AR 5 +, B, A. b. Explain the operations of the following instructions : MPY*ARZ_,*AR4+O,B SUBxARI+, 14,A suB # 2345h,9, A, B. Write a program to find the sum of sum of series of signed numbers as specified 4lFh A - Ir(i) i=4lOh Assume ARl as pointer to x(i) and AR2 as counter for the numbers. Briefly explain the clock generator of TMS320C54XX. d. m () -c I of2 www.pediawikiblog.com For More Question Papers Visit - www.pediawikiblog.com For More Question Papers Visit - www.pediawikiblog.com

Upload: prasad-c-m

Post on 25-May-2017

234 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: DSP Algorithms & Architecture Jan 2014

USN 068,C7 4

(08 Marks)(06 Marks)

:::

'(O{'Marks)

.. ..,,::,..

. .

(06 Marks)below:

(06 Marks)(04 Marks)

Seventh Semester B.E. Degree Examination, Dec. 20l3lJan.2Ol4DSP Algorithms and Architecture

Time: 3 hrs.

Max. Marks:100Note: Answer FIVEfull questions, selecting

atleast TWO questions from each purt.

o()o

o0)!

Egbo-

dU-.obolica

.= oi

t1 OOgooEl-o

=flo>aq)

o()

50cCB6

-4()'CaOE

o- 5.Eo.oj

o=}UatE

>'=oo-trOOo=o.Btr>^ov!or

\J<:61

a. With a.neht',,,block diagram, explain the scheme of a DSP systemrwith typical signals in aDSP scheme,,,,,. ,:'.,,,

:,. .,..,,.:.. ::::.,,"' (10 Marks)

b. Briefly explain the-,decimation process. :.,, ,:'' .,, (04 Marks)c. An analog signal is"sampled at arate of 8 KHz. If 512 samples of the signal are used to

compute DSP, X(K)l ilelermine the analog and digital frequency spacing between adjacentX(K) elements. Also, determine analog and digital-ftequencies corresponding to K:64.

: :,,,:::, (06 Marks)

a. Investigate to basic features that",should be provided in to DSP architecture to be used toprovided in to DSP architecture to b,ufu$ed to implement to following Nth -order FIR filter.

(06 Marks)b. With a neat diagram, explain trr" ;r;i.;" level parallelism and pipelining with pipelined

implementation of an 8 - tap FIR filter using eight MACs and parallel implementation of an8 - tap FIR filter, using two'MAC units. ,rr' .,';'

c. Explain the indirect addressing mode.'.'rt: .

,,:::':'

a. Explain the maiu'arUhitectural features of TMS 320 C 54 XX processor. (06 Marks)b. Explain the bit'ionfiguration of PMST register. (08 Marks)c. With an ex,ample each, explain immediate addressing mode, absolute addressing mode,

,, , ,,. '''i'""

a- ,. Describe the operation of the following MAC instructions :

;. i,"., MAC x AR 3 +, # 2463 h, A

'i"": MAC * AR 3 -, * AR 5 +, B, A.b. Explain the operations of the following instructions :

MPY*ARZ_,*AR4+O,BSUBxARI+, 14,AsuB # 2345h,9, A, B.Write a program to find the sum of sum of series of signed numbers as specified

4lFh

A - Ir(i)i=4lOh

Assume ARl as pointer to x(i) and AR2 as counter for the numbers.Briefly explain the clock generator of TMS320C54XX.d.

m()-c

I of2

www.pediawikiblog.com

For More Question Papers Visit - www.pediawikiblog.com