![Page 1: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/1.jpg)
Unit 3
Combinational MOS Logic Circuits
![Page 2: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/2.jpg)
Overview
Static CMOS
Conventional Static CMOS Logic
Ratioed Logic
Pass Transistor/Transmission Gate Logic
Dynamic CMOS Logic
Domino
np-CMOS
![Page 3: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/3.jpg)
Combinational vs. Sequential Logic
Logic
Circuit
Logic
CircuitOut
OutIn
In
(a) Combinational (b) Sequential
State
Output = f(In) Output = f(In, Previous In)
![Page 4: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/4.jpg)
Static CMOS Circuit
At every point in time (except during the switching transients) each gate output is connected to either V DD or V ss via a low-resistive path.
The outputs of the gates assume at all times the value of the Boolean function, implemented by the circuit (ignoring, once again, the transient effects during switching periods).
This is in contrast to the dynamic circuit class, which relies on temporary storage of signal values on the capacitance of high impedance circuit nodes.
![Page 5: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/5.jpg)
Static CMOS
VDD
VSS
PUN
PDN
In1
In2
In3
F = G
In1
In2
In3
PUN and PDN are Dual Networks
PMOS Only
NMOS Only
![Page 6: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/6.jpg)
NMOS Transistors in Series/Parallel Connection
Transistors can be thought as a switch controlled by its gate signal
NMOS switch closes when switch control input is high
X Y
A B
Y = X if A and B
XY
A
B Y = X if A OR B
NMOS Transistors pass a “strong” 0 but a “weak” 1
![Page 7: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/7.jpg)
PMOS Transistors in Series/Parallel Connection
X Y
A B
Y = X if A AND B = A + B
XY
A
B Y = X if A OR B = AB
PMOS Transistors pass a “strong” 1 but a “weak” 0
PMOS switch closes when switch control input is low
![Page 8: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/8.jpg)
Complementary CMOS Logic Style Construction (cont.)
![Page 9: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/9.jpg)
Example Gate: NAND
![Page 10: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/10.jpg)
Example Gate: NOR
![Page 11: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/11.jpg)
Example Gate: COMPLEX CMOS GATE
VDD
A
B
C
D
D
A
B C
OUT = D + A• (B+C)
![Page 12: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/12.jpg)
Analysis of Propagation Delay
VDD
CL
F
Rp Rp
Rn
Rn
A
A B
B
2-input NAND
1. Assume Rn=Rp= resistance of minimum
sized NMOS inverter
2. Determine “Worst Case Input” transition(Delay depends on input values)
3. Example: tpLH for 2input NAND
- Worst case when only ONE PMOS Pullsup the output node
- For 2 PMOS devices in parallel, the resistance is lower
4. Example: tpHL for 2input NAND
- Worst case : TWO NMOS in series
tpLH = 0.69RpCL
tpHL = 0.69(2Rn)CL
![Page 13: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/13.jpg)
Design for Worst Case
VDD
CL
F
A
A B
B
2
2
1 1
VDD
A
B
C
D
D
A
B C
1
2
22
2
2
4
4
F
Here it is assumed that Rp = Rn
![Page 14: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/14.jpg)
Influence of Fan-In and Fan-Out
on Delay VDD
A B
A
B
C
D
C D
tp
a1
FI a2
FI2 a3
FO+ +=
Fan-Out: Number of Gates Connected
2 Gate Capacitances per Fan-Out
FanIn: Quadratic Term due to:
1. Resistance Increasing2. Capacitance Increasing(tpHL)
![Page 15: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/15.jpg)
tp as a function of Fan-In
1 3 5 7 9fan-in
0.0
1.0
2.0
3.0
4.0t p
(nsec)
tpHL
tp
tpLHlinear
quadratic
AVOID LARGE FAN-IN GATES! (Typically not more than FI < 4)
![Page 16: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/16.jpg)
Fast Complex Gate - Design Techniques
• Transistor Sizing: As long as Fan-out Capacitance dominates
• Progressive Sizing:
CL
In1
InN
In3
In2
Out
C1
C2
C3
M1 > M2 > M3 > MN
M1
M2
M3
MN
Distributed RC-line
Can Reduce Delay with more than 30%!
![Page 17: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/17.jpg)
Fast Complex Gate - Design Techniques (2)
In1
In3
In2
C1
C2
CL
M1
M2
M3
In3
In1
In2
C3
C2
CL
M3
M2
M1
(a) (b)
• Transistor Ordering
critical pathcritical path
![Page 18: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/18.jpg)
Fast Complex Gate - Design Techniques (3)
• Improved Logic Design
![Page 19: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/19.jpg)
Fast Complex Gate - Design Techniques (4)
• Buffering: Isolate Fan-in from Fan-out
CLCL
![Page 20: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/20.jpg)
NMOS Inverter w/ Saturated
Enhancement Load
![Page 21: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/21.jpg)
NMOS Inverter w/ Depletion Type
Load
![Page 22: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/22.jpg)
![Page 23: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/23.jpg)
![Page 24: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/24.jpg)
![Page 25: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/25.jpg)
![Page 26: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/26.jpg)
![Page 27: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/27.jpg)
![Page 28: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/28.jpg)
![Page 29: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/29.jpg)
![Page 30: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/30.jpg)
![Page 31: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/31.jpg)
![Page 32: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/32.jpg)
![Page 33: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/33.jpg)
![Page 34: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/34.jpg)
![Page 35: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/35.jpg)
![Page 36: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/36.jpg)
![Page 37: Unit 3 Combinational MOS Logic Circuitsgn.dronacharya.info/ECEDept/Downloads/QuestionPapers/7th_Sem/VLSI-DESIGN/UNIT-3/...Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic](https://reader030.vdocuments.site/reader030/viewer/2022040115/5e5e0b6ea725b02b5c1aa67c/html5/thumbnails/37.jpg)