![Page 1: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/1.jpg)
FPGA-Based SystemsDesign Flow in Action
By: Ramtin Raji Kermani
![Page 2: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/2.jpg)
FPGA in ACTION !
Agenda
• An Introduction to SSP-105: Real time Signal Processing Board
• A review of FPGA design flow
• An Introduction to Xilinx ISE Software
• From Heaven to Hell : A complete example of design process
![Page 3: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/3.jpg)
An Introduction to SSP-105 board
A Real-time Signal Processing board from Shetab Saman Co.
![Page 4: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/4.jpg)
An Introduction to SSP-105 board
.
s
![Page 5: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/5.jpg)
An Introduction to SSP-105 board
Board Specification
- High speed PCI interconnect
- 800,000 programmable gates in two XC3S400 Xilinx FPGAs
- 18 Mbit of high speed SRAM
- A Flash memory
- Two A2D channel/ Two D2A channels
- 32 pin digital I/O
- JTAG port
- A 40 MHz internal oscillator
- And …
s
![Page 6: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/6.jpg)
An Introduction to SSP-105 board
.
![Page 7: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/7.jpg)
An Introduction to SSP-105 board
A typical pin description for Spartan PQ208 families
![Page 8: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/8.jpg)
An Introduction to SSP-105 board
An example of pin description and board connections
![Page 9: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/9.jpg)
A review of FPGA design flow
![Page 10: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/10.jpg)
A review of FPGA design flow
![Page 11: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/11.jpg)
An introduction to Xilinx ISE CAD tool
The Xilinx ISE system is an integrated design environment that that consists
of a set of programs to create (capture), simulate and implement digital
designs in a FPGA or CPLD target device. All the tools use a graphical user
interface (GUI) that allows all programs to be executed from toolbars, menus
or icons. On-line help is available from most windows
![Page 12: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/12.jpg)
An introduction to Xilinx ISE CAD tool
More in Action … :D
d
![Page 13: FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani](https://reader036.vdocuments.site/reader036/viewer/2022062301/56649da65503460f94a912b0/html5/thumbnails/13.jpg)
From Heaven to Hell !!!
A Complete Presentation of FPGA design process in ACTION !!!!
To be continued LIVE …
d