![Page 1: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/1.jpg)
CP-416VLSI System Design
Lecture 1-A: IntroductionEngr. Waqar Ahmad
UET,Taxila
![Page 2: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/2.jpg)
Introduction
Introduction of:
1. Instructor
2. Students
and
3. The Course
![Page 4: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/4.jpg)
0: Introduction Slide 4CMOS VLSI Design
2. Students Intro
Introduction of Students and Attendance recorded at the same time
When I point to You
Please Stand Up and Say Your Name and Reg./ID Number and
Tell me Where are You From
![Page 5: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/5.jpg)
3. Course Intro Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): very many Complementary Metal Oxide Semiconductor
– Fast, cheap, low power transistors Today: How to build your own simple CMOS chip
– CMOS transistors– Building logic gates from transistors– Transistor layout and fabrication
Rest of the course: How to build a good CMOS chip
![Page 6: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/6.jpg)
0: Introduction Slide 6CMOS VLSI Design
Course Intro (Cont …) Prerequisites:
– Digital Electronics
– Digital Logic Design
![Page 7: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/7.jpg)
0: Introduction Slide 7CMOS VLSI Design
Textbooks
Recommended Additional
![Page 8: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/8.jpg)
0: Introduction Slide 8CMOS VLSI Design
How We Do It?
For Next 15 Weeks We Will Meet on Each Monday From 8:30 am to 11:30 am
For 180 Min. ( = 3 hrs)
We will have :
– Two 1-hr 20-min Lectures and a One 20-min Break
![Page 9: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/9.jpg)
0: Introduction Slide 9CMOS VLSI Design
PoliciesClass Etiquettes:
– Attend Class Regularly– Be On Time– Be Attentive All The Time – Complete The Required Work On Time– Must Study The Planned Lecture Material
Before Coming To The Class
![Page 10: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/10.jpg)
0: Introduction Slide 10CMOS VLSI Design
Policies (Cont…)Home works(Assignments)/Quizzes (10/15 Marks):
– Homework Will Be Assigned in Almost Each Class. However, Only Few Randomly Selected will Be Graded for 10 Marks
– There will be Unannounced Quizzes and will be Graded for 15 Marks
– Late Homework Will Not Be Accepted
![Page 11: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/11.jpg)
0: Introduction Slide 11CMOS VLSI Design
Policies (Cont…) Midterm/Final Exams (10/100 Marks):
– There Will be a Midterm Exam in ninth week (10 Marks) and it will cover the entire course covered in first eight weeks.
– And a Final Exam (100 Marks)– The Exams Will Be Closed Book.
![Page 12: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/12.jpg)
0: Introduction Slide 12CMOS VLSI Design
Distribution of 150 Marks
Home Works (Assignments) 10 Quizzes 15 Lab Work 15 Mid-Term Exam 10 Final Exam 100
![Page 13: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/13.jpg)
Silicon Lattice Transistors are built on a silicon substrate Silicon is a Group IV material Forms crystal lattice with bonds to four neighbors
Si SiSi
Si SiSi
Si SiSi
![Page 14: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/14.jpg)
Dopants Silicon is a semiconductor Pure silicon has no free carriers and conducts poorly Adding dopants increases the conductivity Group V: extra electron (n-type) Group III: missing electron, called hole (p-type)
As SiSi
Si SiSi
Si SiSi
B SiSi
Si SiSi
Si SiSi
-
+
+
-
![Page 15: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/15.jpg)
p-n Junctions A junction between p-type and n-type semiconductor
forms a diode. Current flows only in one direction
p-type n-type
anode cathode
![Page 16: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/16.jpg)
nMOS Transistor Four terminals: gate, source, drain, body Gate – oxide – body stack looks like a capacitor
– Gate and body are conductors
– SiO2 (oxide) is a very good insulator
– Called metal – oxide – semiconductor (MOS) capacitor
– Even though gate is
no longer made of metal
n+
p
GateSource Drain
bulk Si
SiO2
Polysilicon
n+
![Page 17: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/17.jpg)
nMOS Operation Body is commonly tied to ground (0 V) When the gate is at a low voltage:
– P-type body is at low voltage– Source-body and drain-body diodes are OFF– No current flows, transistor is OFF
n+
p
GateSource Drain
bulk Si
SiO2
Polysilicon
n+D
0
S
![Page 18: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/18.jpg)
nMOS Operation Cont. When the gate is at a high voltage:
– Positive charge on gate of MOS capacitor– Negative charge attracted to body– Inverts a channel under gate to n-type– Now current can flow through n-type silicon from
source through channel to drain, transistor is ON
n+
p
GateSource Drain
bulk Si
SiO2
Polysilicon
n+D
1
S
![Page 19: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/19.jpg)
pMOS Transistor Similar, but doping and voltages reversed
– Body tied to high voltage (VDD)
– Gate low: transistor ON– Gate high: transistor OFF– Bubble indicates inverted behavior
SiO2
n
GateSource Drain
bulk Si
Polysilicon
p+ p+
![Page 20: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/20.jpg)
Power Supply Voltage GND = 0 V In 1980’s, VDD = 5V
VDD has decreased in modern processes
– High VDD would damage modern tiny transistors
– Lower VDD saves power
VDD = 3.3, 2.5, 1.8, 1.5, 1.2, 1.0, …
![Page 21: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/21.jpg)
Transistors as Switches We can view MOS transistors as electrically
controlled switches Voltage at gate controls path from source to drain
g
s
d
g = 0
s
d
g = 1
s
d
g
s
d
s
d
s
d
nMOS
pMOS
OFF ON
ON OFF
![Page 22: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/22.jpg)
CMOS Inverter
A Y
0
1
VDD
A Y
GNDA Y
![Page 23: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/23.jpg)
CMOS Inverter
A Y
0
1 0
VDD
A=1 Y=0
GND
ON
OFF
A Y
![Page 24: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/24.jpg)
CMOS Inverter
A Y
0 1
1 0
VDD
A=0 Y=1
GND
OFF
ON
A Y
![Page 25: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/25.jpg)
CMOS NAND Gate
A B Y
0 0
0 1
1 0
1 1
A
B
Y
![Page 26: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/26.jpg)
CMOS NAND Gate
A B Y
0 0 1
0 1
1 0
1 1
A=0
B=0
Y=1
OFF
ON ON
OFF
![Page 27: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/27.jpg)
CMOS NAND Gate
A B Y
0 0 1
0 1 1
1 0
1 1
A=0
B=1
Y=1
OFF
OFF ON
ON
![Page 28: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/28.jpg)
CMOS NAND Gate
A B Y
0 0 1
0 1 1
1 0 1
1 1
A=1
B=0
Y=1
ON
ON OFF
OFF
![Page 29: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/29.jpg)
CMOS NAND Gate
A B Y
0 0 1
0 1 1
1 0 1
1 1 0
A=1
B=1
Y=0
ON
OFF OFF
ON
![Page 30: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/30.jpg)
CMOS NOR Gate
A B Y
0 0 1
0 1 0
1 0 0
1 1 0
A
BY
![Page 31: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/31.jpg)
3-input NAND Gate Y pulls low if ALL inputs are 1 Y pulls high if ANY input is 0
![Page 32: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/32.jpg)
3-input NAND Gate Y pulls low if ALL inputs are 1 Y pulls high if ANY input is 0
A
B
Y
C
![Page 33: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/33.jpg)
CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials are deposited or
etched Easiest to understand by viewing both top and
cross-section of wafer in a simplified manufacturing process
![Page 34: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/34.jpg)
Inverter Cross-section Typically use p-type substrate for nMOS transistors Requires n-well for body of pMOS transistors
n+
p substrate
p+
n well
A
YGND VDD
n+ p+
SiO2
n+ diffusion
p+ diffusion
polysilicon
metal1
nMOS transistor pMOS transistor
![Page 35: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/35.jpg)
Well and Substrate Taps Substrate must be tied to GND and n-well to VDD
Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
Use heavily doped well and substrate contacts / taps
n+
p substrate
p+
n well
A
YGND VDD
n+p+
substrate tap well tap
n+ p+
![Page 36: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/36.jpg)
Inverter Mask Set Transistors and wires are defined by masks Cross-section taken along dashed line
GND VDD
Y
A
substrate tap well tapnMOS transistor pMOS transistor
![Page 37: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/37.jpg)
Detailed Mask Views Six masks
– n-well– Polysilicon– n+ diffusion– p+ diffusion– Contact– Metal
Metal
Polysilicon
Contact
n+ Diffusion
p+ Diffusion
n well
![Page 38: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/38.jpg)
Fabrication Steps Start with blank wafer Build inverter from the bottom up First step will be to form the n-well
– Cover wafer with protective layer of SiO2 (oxide)
– Remove layer where n-well should be built– Implant or diffuse n dopants into exposed wafer
– Strip off SiO2
p substrate
![Page 39: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/39.jpg)
Oxidation Grow SiO2 on top of Si wafer
– 900 – 1200 C with H2O or O2 in oxidation furnace
p substrate
SiO2
![Page 40: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/40.jpg)
Photoresist Spin on photoresist
– Photoresist is a light-sensitive organic polymer– Softens where exposed to light
p substrate
SiO2
Photoresist
![Page 41: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/41.jpg)
Lithography Expose photoresist through n-well mask Strip off exposed photoresist
p substrate
SiO2
Photoresist
![Page 42: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/42.jpg)
Etch Etch oxide with hydrofluoric acid (HF)
– Seeps through skin and eats bone; nasty stuff!!! Only attacks oxide where resist has been exposed
p substrate
SiO2
Photoresist
![Page 43: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/43.jpg)
Strip Photoresist Strip off remaining photoresist
– Use mixture of acids called piranah etch Necessary so resist doesn’t melt in next step
p substrate
SiO2
![Page 44: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/44.jpg)
n-well n-well is formed with diffusion or ion implantation Diffusion
– Place wafer in furnace with arsenic gas– Heat until As atoms diffuse into exposed Si
Ion Implanatation– Blast wafer with beam of As ions
– Ions blocked by SiO2, only enter exposed Si
n well
SiO2
![Page 45: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/45.jpg)
Strip Oxide Strip off the remaining oxide using HF Back to bare wafer with n-well Subsequent steps involve similar series of steps
p substraten well
![Page 46: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/46.jpg)
Polysilicon Deposit very thin layer of gate oxide
– < 20 Å (6-7 atomic layers) Chemical Vapor Deposition (CVD) of silicon layer
– Place wafer in furnace with Silane gas (SiH4)
– Forms many small crystals called polysilicon– Heavily doped to be good conductor
Thin gate oxidePolysilicon
p substraten well
![Page 47: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/47.jpg)
Polysilicon Patterning Use same lithography process to pattern polysilicon
Polysilicon
p substrate
Thin gate oxidePolysilicon
n well
![Page 48: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/48.jpg)
Self-Aligned Process Use oxide and masking to expose where n+ dopants
should be diffused or implanted N-diffusion forms nMOS source, drain, and n-well
contact
p substraten well
![Page 49: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/49.jpg)
N-diffusion Pattern oxide and form n+ regions Self-aligned process where gate blocks diffusion Polysilicon is better than metal for self-aligned gates
because it doesn’t melt during later processing
p substraten well
n+ Diffusion
![Page 50: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/50.jpg)
N-diffusion cont. Historically dopants were diffused Usually ion implantation today But regions are still called diffusion
n wellp substrate
n+n+ n+
![Page 51: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/51.jpg)
N-diffusion cont. Strip off oxide to complete patterning step
n wellp substrate
n+n+ n+
![Page 52: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/52.jpg)
P-Diffusion Similar set of steps form p+ diffusion regions for
pMOS source and drain and substrate contact
p+ Diffusion
p substraten well
n+n+ n+p+p+p+
![Page 53: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/53.jpg)
Contacts Now we need to wire together the devices Cover chip with thick field oxide Etch oxide where contact cuts are needed
p substrate
Thick field oxide
n well
n+n+ n+p+p+p+
Contact
![Page 54: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/54.jpg)
Metalization Sputter on aluminum over whole wafer Pattern to remove excess metal, leaving wires
p substrate
Metal
Thick field oxide
n well
n+n+ n+p+p+p+
Metal
![Page 55: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/55.jpg)
Layout Chips are specified with set of masks Minimum dimensions of masks determine transistor
size (and hence speed, cost, and power) Feature size f = distance between source and drain
– Set by minimum width of polysilicon Feature size improves 30% every 3 years or so Normalize for feature size when describing design
rules Express rules in terms of = f/2
– E.g. = 0.3 m in 0.6 m process
![Page 56: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/56.jpg)
Simplified Design Rules Conservative rules to get you started
![Page 57: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/57.jpg)
Inverter Layout Transistor dimensions specified as Width / Length
– Minimum size is 4 / 2sometimes called 1 unit– In f = 0.6 m process, this is 1.2 m wide, 0.6 m
long
![Page 58: CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila](https://reader035.vdocuments.site/reader035/viewer/2022062304/56649ea35503460f94ba7dee/html5/thumbnails/58.jpg)
Summary MOS Transistors are stack of gate, oxide, silicon Can be viewed as electrically controlled switches Build logic gates out of switches Draw masks to specify layout of transistors
Now you know everything necessary to start designing schematics and layout for a simple chip!