Upload File

Download - Clock Generation

Transcript
Page 1: Clock Generation

Clock Generation

Ph2

Ph1

Ph1e

2500ps

250ps 250ps

100ps

Ph2e

100ps

Trising = 50 ps

Tfalling = 50 ps

Page 2: Clock Generation

Switch-capacitor CMFB

[1] Gray’s book: Chapter 12, 12.5.4 Switched-Capacitor CMFB[2] “Analysis of Switched-Capacitor Common-Mode Feedback Circuit” by Ojas Choksi

Cb

Cb Ca

Ca

Ph1 Ph2Vop

Von

VCMFB VB4

0.5VDD

0.5VDD

=

Ph1

Ph2

Ph2

Ph1

Page 3: Clock Generation

Ph2C1

C2

Ph1e

Ph1e

Vcmo

Vcmi

Ph2

Ph1

Ph1

C3Ph1

C4Ph1

Ph2

C1

C2

Vcmo Ph2

Ph1

Ph1

C3Ph1

C4Ph1

Ph1

Vin+

Vin-

Vout+

Vout-


Top Related

Frequency Synthesis and Clock Generation for High Speed Systems - VE2013
Frequency Synthesis and Clock Generation for High Speed Systems - VE2013
03 ˆˆˆ$ - dl.cdn-anritsu.com Under Test Data Clock. STM-64/OC-192 Clock Recovery Module. Anritsu Anritsu ... -----Expression (1) 3.4 Jitter Generation Measurement Jitter generation
03 ˆˆˆ$ - dl.cdn-anritsu.com Under Test Data Clock. STM-64/OC-192 Clock Recovery Module. Anritsu Anritsu ... -----Expression (1) 3.4 Jitter Generation Measurement Jitter generation
Ultra Low Power Clock Generation - EECS at UC Berkeley · 2007-08-17 · Ultra Low Power Clock Generation using Sub-threshold MOS Current Mode Logic by Asako Toda Research Project
Ultra Low Power Clock Generation - EECS at UC Berkeley · 2007-08-17 · Ultra Low Power Clock Generation using Sub-threshold MOS Current Mode Logic by Asako Toda Research Project
K2E Clock Generation Reference Design CAD Files
K2E Clock Generation Reference Design CAD Files
AN4812, Initializing the MPC5777M Clock Generation …cache.freescale.com/files/microcontrollers/doc/app_note/AN4812.pdf · A summary of the clock tree settings that are configured
AN4812, Initializing the MPC5777M Clock Generation …cache.freescale.com/files/microcontrollers/doc/app_note/AN4812.pdf · A summary of the clock tree settings that are configured
NI 6221 (37-Pin)Sample Clock Timebase Counter/timer function Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down Digital waveform generation (DO) function Sample Clock Digital waveform acquisition
NI 6221 (37-Pin)Sample Clock Timebase Counter/timer function Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down Digital waveform generation (DO) function Sample Clock Digital waveform acquisition
LAND ART GENERATION · LAND ART GENERATION WATT TIME Horizontal LED screens retrofitted to Catani clock tower display Land Art Generation capacity in real time. Five KILDA KITES soar
LAND ART GENERATION · LAND ART GENERATION WATT TIME Horizontal LED screens retrofitted to Catani clock tower display Land Art Generation capacity in real time. Five KILDA KITES soar
TSV-aware Topology Generation for 3D Clock Tree Synthesis · TSV-aware Topology Generation for 3D Clock Tree Synthesis Wulong Liu1, Haixiao Du1, Yu Wang1, Yuchun Ma2, Yuan Xie3, Jinguo
TSV-aware Topology Generation for 3D Clock Tree Synthesis · TSV-aware Topology Generation for 3D Clock Tree Synthesis Wulong Liu1, Haixiao Du1, Yu Wang1, Yuchun Ma2, Yuan Xie3, Jinguo